OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [asyst_2/] - Rev 83

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
83 Small fix. mohor 7507d 15h /dbg_interface/tags/asyst_2/
82 New directory structure. New version of the debug interface. mohor 7507d 15h /dbg_interface/tags/asyst_2/
81 New directory structure. New version of the debug interface.
Files that are not needed removed.		 mohor 7507d 15h /dbg_interface/tags/asyst_2/
80 New version of the debug interface. Not finished, yet. mohor 7507d 16h /dbg_interface/tags/asyst_2/
77 MBIST chain connection fixed. mohor 7568d 12h /dbg_interface/tags/asyst_2/
75 Simulation files. mohor 7568d 14h /dbg_interface/tags/asyst_2/
74 Removed. mohor 7568d 14h /dbg_interface/tags/asyst_2/
73 CRC logic changed. mohor 7568d 14h /dbg_interface/tags/asyst_2/
71 Mbist support added. simons 7570d 20h /dbg_interface/tags/asyst_2/
70 A pdf copy of existing doc document. simons 7577d 22h /dbg_interface/tags/asyst_2/
69 WBCNTL added, multiple CPU support described. simons 7598d 11h /dbg_interface/tags/asyst_2/
67 Lower two address lines must be always zero. simons 7603d 16h /dbg_interface/tags/asyst_2/
65 WB_CNTL register added, some syncronization fixes. simons 7604d 15h /dbg_interface/tags/asyst_2/
63 Three more chains added for cpu debug access. simons 7624d 16h /dbg_interface/tags/asyst_2/
61 Lapsus fixed. simons 7652d 16h /dbg_interface/tags/asyst_2/
59 Reset value for riscsel register set to 1. simons 7652d 16h /dbg_interface/tags/asyst_2/
57 Multiple cpu support added. simons 7652d 18h /dbg_interface/tags/asyst_2/
56 Revision 1.6. Trst changed to active high !!!. In order to be compliant with the
standard, reset needs to be negated on the upper layer.		 mohor 7919d 14h /dbg_interface/tags/asyst_2/
55 Revision 1.6. Trst changed to active high !!!. In order to be compliant with the
standard, reset needs to be negated on the upper layer.		 mohor 7919d 14h /dbg_interface/tags/asyst_2/
53 Trst active high. Inverted on higher layer. mohor 7919d 16h /dbg_interface/tags/asyst_2/
52 Trst signal is not inverted here any more. Inverted on higher layer !!!. mohor 7919d 16h /dbg_interface/tags/asyst_2/
51 WISHBONE Scan Chain is changed to reflect state of the WISHBONE access (WBInProgress bit added). Internal counter is used (counts 256 wb_clk cycles) and when counter exceeds that value, wb_cyc_o is negated. mohor 7947d 03h /dbg_interface/tags/asyst_2/
50 Revision 1.5 of the document ready. WISHBONE Scan Chain changed. mohor 7947d 04h /dbg_interface/tags/asyst_2/
47 mon_cntl_o signals that controls monitor mux added. mohor 8102d 15h /dbg_interface/tags/asyst_2/
46 Asynchronous reset used instead of synchronous. mohor 8110d 21h /dbg_interface/tags/asyst_2/
45 tdo_padoen_o changed to tdo_padoe_o. Signal is active high. mohor 8117d 17h /dbg_interface/tags/asyst_2/
44 Signal names changed to lower case. mohor 8117d 17h /dbg_interface/tags/asyst_2/
43 Intentional error removed. mohor 8122d 17h /dbg_interface/tags/asyst_2/
42 A block for checking possible simulation/synthesis missmatch added. mohor 8122d 19h /dbg_interface/tags/asyst_2/
41 Function changed to logic because of some synthesis warnings. mohor 8130d 16h /dbg_interface/tags/asyst_2/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.