OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [asyst_2/] [rtl/] - Rev 121

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
121 Port signals are all set to zero after reset. mohor 7456d 12h /dbg_interface/tags/asyst_2/rtl/
119 cpu_stall_o activated as soon as bp occurs. mohor 7456d 16h /dbg_interface/tags/asyst_2/rtl/
117 Define name changed. mohor 7458d 11h /dbg_interface/tags/asyst_2/rtl/
108 Reset values width added because of FV, a good sentence changed because some tools can not handle it. simons 7459d 18h /dbg_interface/tags/asyst_2/rtl/
106 Sensitivity list updated. simons 7460d 16h /dbg_interface/tags/asyst_2/rtl/
104 cpu_tall_o is set with cpu_stb_o or register. mohor 7461d 07h /dbg_interface/tags/asyst_2/rtl/
102 New version. mohor 7461d 08h /dbg_interface/tags/asyst_2/rtl/
101 Almost finished. mohor 7461d 09h /dbg_interface/tags/asyst_2/rtl/
100 *** empty log message *** mohor 7462d 11h /dbg_interface/tags/asyst_2/rtl/
99 cpu registers added. mohor 7462d 11h /dbg_interface/tags/asyst_2/rtl/
97 Working. mohor 7463d 14h /dbg_interface/tags/asyst_2/rtl/
95 Temp version. mohor 7464d 03h /dbg_interface/tags/asyst_2/rtl/
94 temp version. Resets will be changed in next version. mohor 7464d 13h /dbg_interface/tags/asyst_2/rtl/
93 tmp version. mohor 7465d 14h /dbg_interface/tags/asyst_2/rtl/
92 temp version. mohor 7468d 18h /dbg_interface/tags/asyst_2/rtl/
91 tmp version. mohor 7469d 13h /dbg_interface/tags/asyst_2/rtl/
90 tmp version. mohor 7470d 08h /dbg_interface/tags/asyst_2/rtl/
89 temp4 version. mohor 7471d 14h /dbg_interface/tags/asyst_2/rtl/
88 temp3 version. mohor 7472d 09h /dbg_interface/tags/asyst_2/rtl/
87 tmp2 version. mohor 7473d 14h /dbg_interface/tags/asyst_2/rtl/
86 Tmp version. mohor 7486d 09h /dbg_interface/tags/asyst_2/rtl/
83 Small fix. mohor 7486d 10h /dbg_interface/tags/asyst_2/rtl/
82 New directory structure. New version of the debug interface. mohor 7486d 11h /dbg_interface/tags/asyst_2/rtl/
81 New directory structure. New version of the debug interface.
Files that are not needed removed.
mohor 7486d 11h /dbg_interface/tags/asyst_2/rtl/
77 MBIST chain connection fixed. mohor 7547d 08h /dbg_interface/tags/asyst_2/rtl/
73 CRC logic changed. mohor 7547d 10h /dbg_interface/tags/asyst_2/rtl/
71 Mbist support added. simons 7549d 16h /dbg_interface/tags/asyst_2/rtl/
67 Lower two address lines must be always zero. simons 7582d 12h /dbg_interface/tags/asyst_2/rtl/
65 WB_CNTL register added, some syncronization fixes. simons 7583d 11h /dbg_interface/tags/asyst_2/rtl/
63 Three more chains added for cpu debug access. simons 7603d 12h /dbg_interface/tags/asyst_2/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.