OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [asyst_2/] [rtl/] - Rev 152

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
152 CTRL READ fixed. Stall bit was not shifted out OK. Error appeared in last
check-in.
igorm 7379d 19h /dbg_interface/tags/asyst_2/rtl/
150 Zero is shifted out when CTRL_READ command is active. igorm 7380d 14h /dbg_interface/tags/asyst_2/rtl/
147 CPU_WR_CTRL and CPU_RD_CTRL defines changed. igorm 7382d 20h /dbg_interface/tags/asyst_2/rtl/
146 Changes for the FormalPRO. igorm 7386d 16h /dbg_interface/tags/asyst_2/rtl/
144 Port names and defines for the supported CPUs changed. igorm 7386d 22h /dbg_interface/tags/asyst_2/rtl/
143 Signals for easier debugging removed. igorm 7386d 23h /dbg_interface/tags/asyst_2/rtl/
141 data_cnt_lim length changed to reduce number of warnings. igorm 7387d 19h /dbg_interface/tags/asyst_2/rtl/
139 New release of the debug interface (3rd. release). igorm 7390d 13h /dbg_interface/tags/asyst_2/rtl/
138 Temp version before changing dbg interface. igorm 7396d 17h /dbg_interface/tags/asyst_2/rtl/
128 Defines WISHBONE_SUPPORTED and CPU_SUPPORTED added. By default both are
turned on.
mohor 7448d 23h /dbg_interface/tags/asyst_2/rtl/
123 All flipflops are reset. mohor 7453d 19h /dbg_interface/tags/asyst_2/rtl/
121 Port signals are all set to zero after reset. mohor 7456d 20h /dbg_interface/tags/asyst_2/rtl/
119 cpu_stall_o activated as soon as bp occurs. mohor 7456d 23h /dbg_interface/tags/asyst_2/rtl/
117 Define name changed. mohor 7458d 19h /dbg_interface/tags/asyst_2/rtl/
108 Reset values width added because of FV, a good sentence changed because some tools can not handle it. simons 7460d 02h /dbg_interface/tags/asyst_2/rtl/
106 Sensitivity list updated. simons 7461d 00h /dbg_interface/tags/asyst_2/rtl/
104 cpu_tall_o is set with cpu_stb_o or register. mohor 7461d 15h /dbg_interface/tags/asyst_2/rtl/
102 New version. mohor 7461d 15h /dbg_interface/tags/asyst_2/rtl/
101 Almost finished. mohor 7461d 16h /dbg_interface/tags/asyst_2/rtl/
100 *** empty log message *** mohor 7462d 19h /dbg_interface/tags/asyst_2/rtl/
99 cpu registers added. mohor 7462d 19h /dbg_interface/tags/asyst_2/rtl/
97 Working. mohor 7463d 21h /dbg_interface/tags/asyst_2/rtl/
95 Temp version. mohor 7464d 11h /dbg_interface/tags/asyst_2/rtl/
94 temp version. Resets will be changed in next version. mohor 7464d 21h /dbg_interface/tags/asyst_2/rtl/
93 tmp version. mohor 7465d 22h /dbg_interface/tags/asyst_2/rtl/
92 temp version. mohor 7469d 02h /dbg_interface/tags/asyst_2/rtl/
91 tmp version. mohor 7469d 21h /dbg_interface/tags/asyst_2/rtl/
90 tmp version. mohor 7470d 16h /dbg_interface/tags/asyst_2/rtl/
89 temp4 version. mohor 7471d 21h /dbg_interface/tags/asyst_2/rtl/
88 temp3 version. mohor 7472d 16h /dbg_interface/tags/asyst_2/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.