OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [asyst_2/] [rtl/] - Rev 158

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
158 root 5579d 10h /dbg_interface/tags/asyst_2/rtl/
153 This commit was manufactured by cvs2svn to create tag 'asyst_2'. 7376d 16h /dbg_interface/tags/asyst_2/rtl/
152 CTRL READ fixed. Stall bit was not shifted out OK. Error appeared in last
check-in.		 igorm 7376d 16h /dbg_interface/tags/asyst_2/rtl/
150 Zero is shifted out when CTRL_READ command is active. igorm 7377d 10h /dbg_interface/tags/asyst_2/rtl/
147 CPU_WR_CTRL and CPU_RD_CTRL defines changed. igorm 7379d 16h /dbg_interface/tags/asyst_2/rtl/
146 Changes for the FormalPRO. igorm 7383d 12h /dbg_interface/tags/asyst_2/rtl/
144 Port names and defines for the supported CPUs changed. igorm 7383d 18h /dbg_interface/tags/asyst_2/rtl/
143 Signals for easier debugging removed. igorm 7383d 19h /dbg_interface/tags/asyst_2/rtl/
141 data_cnt_lim length changed to reduce number of warnings. igorm 7384d 15h /dbg_interface/tags/asyst_2/rtl/
139 New release of the debug interface (3rd. release). igorm 7387d 09h /dbg_interface/tags/asyst_2/rtl/
138 Temp version before changing dbg interface. igorm 7393d 13h /dbg_interface/tags/asyst_2/rtl/
128 Defines WISHBONE_SUPPORTED and CPU_SUPPORTED added. By default both are
turned on.		 mohor 7445d 19h /dbg_interface/tags/asyst_2/rtl/
123 All flipflops are reset. mohor 7450d 16h /dbg_interface/tags/asyst_2/rtl/
121 Port signals are all set to zero after reset. mohor 7453d 16h /dbg_interface/tags/asyst_2/rtl/
119 cpu_stall_o activated as soon as bp occurs. mohor 7453d 20h /dbg_interface/tags/asyst_2/rtl/
117 Define name changed. mohor 7455d 15h /dbg_interface/tags/asyst_2/rtl/
108 Reset values width added because of FV, a good sentence changed because some tools can not handle it. simons 7456d 22h /dbg_interface/tags/asyst_2/rtl/
106 Sensitivity list updated. simons 7457d 20h /dbg_interface/tags/asyst_2/rtl/
104 cpu_tall_o is set with cpu_stb_o or register. mohor 7458d 11h /dbg_interface/tags/asyst_2/rtl/
102 New version. mohor 7458d 12h /dbg_interface/tags/asyst_2/rtl/
101 Almost finished. mohor 7458d 13h /dbg_interface/tags/asyst_2/rtl/
100 *** empty log message *** mohor 7459d 15h /dbg_interface/tags/asyst_2/rtl/
99 cpu registers added. mohor 7459d 15h /dbg_interface/tags/asyst_2/rtl/
97 Working. mohor 7460d 18h /dbg_interface/tags/asyst_2/rtl/
95 Temp version. mohor 7461d 07h /dbg_interface/tags/asyst_2/rtl/
94 temp version. Resets will be changed in next version. mohor 7461d 17h /dbg_interface/tags/asyst_2/rtl/
93 tmp version. mohor 7462d 18h /dbg_interface/tags/asyst_2/rtl/
92 temp version. mohor 7465d 22h /dbg_interface/tags/asyst_2/rtl/
91 tmp version. mohor 7466d 17h /dbg_interface/tags/asyst_2/rtl/
90 tmp version. mohor 7467d 12h /dbg_interface/tags/asyst_2/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.