OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [asyst_2/] [rtl/] - Rev 52

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
52 Trst signal is not inverted here any more. Inverted on higher layer !!!. mohor 7923d 23h /dbg_interface/tags/asyst_2/rtl/
51 WISHBONE Scan Chain is changed to reflect state of the WISHBONE access (WBInProgress bit added). Internal counter is used (counts 256 wb_clk cycles) and when counter exceeds that value, wb_cyc_o is negated. mohor 7951d 11h /dbg_interface/tags/asyst_2/rtl/
47 mon_cntl_o signals that controls monitor mux added. mohor 8106d 23h /dbg_interface/tags/asyst_2/rtl/
46 Asynchronous reset used instead of synchronous. mohor 8115d 05h /dbg_interface/tags/asyst_2/rtl/
45 tdo_padoen_o changed to tdo_padoe_o. Signal is active high. mohor 8122d 01h /dbg_interface/tags/asyst_2/rtl/
44 Signal names changed to lower case. mohor 8122d 01h /dbg_interface/tags/asyst_2/rtl/
43 Intentional error removed. mohor 8127d 00h /dbg_interface/tags/asyst_2/rtl/
42 A block for checking possible simulation/synthesis missmatch added. mohor 8127d 02h /dbg_interface/tags/asyst_2/rtl/
41 Function changed to logic because of some synthesis warnings. mohor 8134d 23h /dbg_interface/tags/asyst_2/rtl/
40 Signal tdo_padoe_o changed back to tdo_padoen_o. mohor 8148d 23h /dbg_interface/tags/asyst_2/rtl/
39 tdo_padoen_o changed to tdo_padoe_o. Signal was always active high, just
not named correctly.		 mohor 8150d 00h /dbg_interface/tags/asyst_2/rtl/
38 Few outputs for boundary scan chain added. mohor 8162d 23h /dbg_interface/tags/asyst_2/rtl/
37 tap_top and dbg_top modules are put into two separate modules. tap_top
contains only tap state machine and related logic. dbg_top contains all
logic necessery for debugging.		 mohor 8163d 03h /dbg_interface/tags/asyst_2/rtl/
36 Structure changed. Hooks for jtag chain added. mohor 8166d 22h /dbg_interface/tags/asyst_2/rtl/
33 LatchedJTAG_IR used when muxing TDO instead of JTAG_IR. mohor 8197d 01h /dbg_interface/tags/asyst_2/rtl/
32 Stupid bug that was entered by previous update fixed. mohor 8198d 00h /dbg_interface/tags/asyst_2/rtl/
31 trst synchronization is not needed and was removed. mohor 8198d 01h /dbg_interface/tags/asyst_2/rtl/
30 IDCODE bug fixed, chains reused to decreas size of core. Data is shifted-in
not filled-in. Tested in hw.		 mohor 8209d 06h /dbg_interface/tags/asyst_2/rtl/
28 TDO and TDO Enable signal are separated into two signals. mohor 8245d 02h /dbg_interface/tags/asyst_2/rtl/
27 Warnings from synthesys tools fixed. mohor 8259d 03h /dbg_interface/tags/asyst_2/rtl/
26 Warnings from synthesys tools fixed. mohor 8259d 03h /dbg_interface/tags/asyst_2/rtl/
25 trst signal is synchronized to wb_clk_i. mohor 8260d 00h /dbg_interface/tags/asyst_2/rtl/
23 Trace disabled by default. mohor 8267d 04h /dbg_interface/tags/asyst_2/rtl/
22 Register length fixed. mohor 8267d 04h /dbg_interface/tags/asyst_2/rtl/
21 CRC is returned when chain selection data is transmitted. mohor 8268d 00h /dbg_interface/tags/asyst_2/rtl/
20 Crc generation is different for read or write commands. Small synthesys fixes. mohor 8269d 03h /dbg_interface/tags/asyst_2/rtl/
19 Wishbone data latched on wb_clk_i instead of risc_clk. mohor 8281d 03h /dbg_interface/tags/asyst_2/rtl/
18 Reset signals are not combined any more. mohor 8283d 12h /dbg_interface/tags/asyst_2/rtl/
17 dbg_timescale.v changed to timescale.v This is done for the simulation of
few different cores in a single project.		 mohor 8307d 02h /dbg_interface/tags/asyst_2/rtl/
15 bs_chain_o added. mohor 8309d 03h /dbg_interface/tags/asyst_2/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.