OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [asyst_2/] [rtl/] - Rev 94

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
94 temp version. Resets will be changed in next version. mohor 7499d 09h /dbg_interface/tags/asyst_2/rtl/
93 tmp version. mohor 7500d 10h /dbg_interface/tags/asyst_2/rtl/
92 temp version. mohor 7503d 13h /dbg_interface/tags/asyst_2/rtl/
91 tmp version. mohor 7504d 08h /dbg_interface/tags/asyst_2/rtl/
90 tmp version. mohor 7505d 03h /dbg_interface/tags/asyst_2/rtl/
89 temp4 version. mohor 7506d 09h /dbg_interface/tags/asyst_2/rtl/
88 temp3 version. mohor 7507d 04h /dbg_interface/tags/asyst_2/rtl/
87 tmp2 version. mohor 7508d 09h /dbg_interface/tags/asyst_2/rtl/
86 Tmp version. mohor 7521d 05h /dbg_interface/tags/asyst_2/rtl/
83 Small fix. mohor 7521d 06h /dbg_interface/tags/asyst_2/rtl/
82 New directory structure. New version of the debug interface. mohor 7521d 06h /dbg_interface/tags/asyst_2/rtl/
81 New directory structure. New version of the debug interface.
Files that are not needed removed.		 mohor 7521d 06h /dbg_interface/tags/asyst_2/rtl/
77 MBIST chain connection fixed. mohor 7582d 03h /dbg_interface/tags/asyst_2/rtl/
73 CRC logic changed. mohor 7582d 05h /dbg_interface/tags/asyst_2/rtl/
71 Mbist support added. simons 7584d 11h /dbg_interface/tags/asyst_2/rtl/
67 Lower two address lines must be always zero. simons 7617d 07h /dbg_interface/tags/asyst_2/rtl/
65 WB_CNTL register added, some syncronization fixes. simons 7618d 07h /dbg_interface/tags/asyst_2/rtl/
63 Three more chains added for cpu debug access. simons 7638d 07h /dbg_interface/tags/asyst_2/rtl/
61 Lapsus fixed. simons 7666d 07h /dbg_interface/tags/asyst_2/rtl/
59 Reset value for riscsel register set to 1. simons 7666d 07h /dbg_interface/tags/asyst_2/rtl/
57 Multiple cpu support added. simons 7666d 09h /dbg_interface/tags/asyst_2/rtl/
53 Trst active high. Inverted on higher layer. mohor 7933d 07h /dbg_interface/tags/asyst_2/rtl/
52 Trst signal is not inverted here any more. Inverted on higher layer !!!. mohor 7933d 07h /dbg_interface/tags/asyst_2/rtl/
51 WISHBONE Scan Chain is changed to reflect state of the WISHBONE access (WBInProgress bit added). Internal counter is used (counts 256 wb_clk cycles) and when counter exceeds that value, wb_cyc_o is negated. mohor 7960d 18h /dbg_interface/tags/asyst_2/rtl/
47 mon_cntl_o signals that controls monitor mux added. mohor 8116d 06h /dbg_interface/tags/asyst_2/rtl/
46 Asynchronous reset used instead of synchronous. mohor 8124d 12h /dbg_interface/tags/asyst_2/rtl/
45 tdo_padoen_o changed to tdo_padoe_o. Signal is active high. mohor 8131d 08h /dbg_interface/tags/asyst_2/rtl/
44 Signal names changed to lower case. mohor 8131d 08h /dbg_interface/tags/asyst_2/rtl/
43 Intentional error removed. mohor 8136d 08h /dbg_interface/tags/asyst_2/rtl/
42 A block for checking possible simulation/synthesis missmatch added. mohor 8136d 10h /dbg_interface/tags/asyst_2/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.