OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [highland_ver1/] - Rev 133

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
133 This commit was manufactured by cvs2svn to create tag 'highland_ver1'. 7424d 11h /dbg_interface/tags/highland_ver1/
132 Documentation updated. Many missing things added. igorm 7424d 11h /dbg_interface/tags/highland_ver1/
131 Documentation updated. Many missing things added. igorm 7424d 12h /dbg_interface/tags/highland_ver1/
129 New documentation. mohor 7466d 10h /dbg_interface/tags/highland_ver1/
128 Defines WISHBONE_SUPPORTED and CPU_SUPPORTED added. By default both are
turned on.		 mohor 7468d 18h /dbg_interface/tags/highland_ver1/
126 run_sim.scr renamed to run_sim for VATS. mohor 7471d 18h /dbg_interface/tags/highland_ver1/
124 Display for VATS added. mohor 7473d 14h /dbg_interface/tags/highland_ver1/
123 All flipflops are reset. mohor 7473d 14h /dbg_interface/tags/highland_ver1/
121 Port signals are all set to zero after reset. mohor 7476d 15h /dbg_interface/tags/highland_ver1/
120 test stall_test added. mohor 7476d 17h /dbg_interface/tags/highland_ver1/
119 cpu_stall_o activated as soon as bp occurs. mohor 7476d 18h /dbg_interface/tags/highland_ver1/
117 Define name changed. mohor 7478d 14h /dbg_interface/tags/highland_ver1/
116 Data latching changed when testing WB. mohor 7478d 14h /dbg_interface/tags/highland_ver1/
115 More debug data added. mohor 7478d 18h /dbg_interface/tags/highland_ver1/
114 CRC generation iand verification in bench changed. mohor 7478d 19h /dbg_interface/tags/highland_ver1/
113 IDCODE test improved. mohor 7478d 20h /dbg_interface/tags/highland_ver1/
112 dbg_tb_defines.v not used. mohor 7479d 15h /dbg_interface/tags/highland_ver1/
111 Define tap_defines.v added to test bench. mohor 7479d 15h /dbg_interface/tags/highland_ver1/
110 Waiting for "ready" improved. mohor 7479d 16h /dbg_interface/tags/highland_ver1/
108 Reset values width added because of FV, a good sentence changed because some tools can not handle it. simons 7479d 21h /dbg_interface/tags/highland_ver1/
106 Sensitivity list updated. simons 7480d 19h /dbg_interface/tags/highland_ver1/
104 cpu_tall_o is set with cpu_stb_o or register. mohor 7481d 10h /dbg_interface/tags/highland_ver1/
102 New version. mohor 7481d 11h /dbg_interface/tags/highland_ver1/
101 Almost finished. mohor 7481d 12h /dbg_interface/tags/highland_ver1/
100 *** empty log message *** mohor 7482d 14h /dbg_interface/tags/highland_ver1/
99 cpu registers added. mohor 7482d 14h /dbg_interface/tags/highland_ver1/
97 Working. mohor 7483d 16h /dbg_interface/tags/highland_ver1/
96 Working. mohor 7483d 18h /dbg_interface/tags/highland_ver1/
95 Temp version. mohor 7484d 06h /dbg_interface/tags/highland_ver1/
94 temp version. Resets will be changed in next version. mohor 7484d 16h /dbg_interface/tags/highland_ver1/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.