OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [new_debug/] [rtl/] - Rev 158

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
158 root 5571d 12h /dbg_interface/tags/new_debug/rtl/
98 This commit was manufactured by cvs2svn to create tag 'new_debug'. 7452d 20h /dbg_interface/tags/new_debug/rtl/
97 Working. mohor 7452d 20h /dbg_interface/tags/new_debug/rtl/
95 Temp version. mohor 7453d 09h /dbg_interface/tags/new_debug/rtl/
94 temp version. Resets will be changed in next version. mohor 7453d 19h /dbg_interface/tags/new_debug/rtl/
93 tmp version. mohor 7454d 20h /dbg_interface/tags/new_debug/rtl/
92 temp version. mohor 7458d 00h /dbg_interface/tags/new_debug/rtl/
91 tmp version. mohor 7458d 19h /dbg_interface/tags/new_debug/rtl/
90 tmp version. mohor 7459d 14h /dbg_interface/tags/new_debug/rtl/
89 temp4 version. mohor 7460d 20h /dbg_interface/tags/new_debug/rtl/
88 temp3 version. mohor 7461d 15h /dbg_interface/tags/new_debug/rtl/
87 tmp2 version. mohor 7462d 19h /dbg_interface/tags/new_debug/rtl/
86 Tmp version. mohor 7475d 15h /dbg_interface/tags/new_debug/rtl/
83 Small fix. mohor 7475d 16h /dbg_interface/tags/new_debug/rtl/
82 New directory structure. New version of the debug interface. mohor 7475d 17h /dbg_interface/tags/new_debug/rtl/
81 New directory structure. New version of the debug interface.
Files that are not needed removed.		 mohor 7475d 17h /dbg_interface/tags/new_debug/rtl/
77 MBIST chain connection fixed. mohor 7536d 14h /dbg_interface/tags/new_debug/rtl/
73 CRC logic changed. mohor 7536d 15h /dbg_interface/tags/new_debug/rtl/
71 Mbist support added. simons 7538d 22h /dbg_interface/tags/new_debug/rtl/
67 Lower two address lines must be always zero. simons 7571d 18h /dbg_interface/tags/new_debug/rtl/
65 WB_CNTL register added, some syncronization fixes. simons 7572d 17h /dbg_interface/tags/new_debug/rtl/
63 Three more chains added for cpu debug access. simons 7592d 18h /dbg_interface/tags/new_debug/rtl/
61 Lapsus fixed. simons 7620d 18h /dbg_interface/tags/new_debug/rtl/
59 Reset value for riscsel register set to 1. simons 7620d 18h /dbg_interface/tags/new_debug/rtl/
57 Multiple cpu support added. simons 7620d 19h /dbg_interface/tags/new_debug/rtl/
53 Trst active high. Inverted on higher layer. mohor 7887d 17h /dbg_interface/tags/new_debug/rtl/
52 Trst signal is not inverted here any more. Inverted on higher layer !!!. mohor 7887d 17h /dbg_interface/tags/new_debug/rtl/
51 WISHBONE Scan Chain is changed to reflect state of the WISHBONE access (WBInProgress bit added). Internal counter is used (counts 256 wb_clk cycles) and when counter exceeds that value, wb_cyc_o is negated. mohor 7915d 05h /dbg_interface/tags/new_debug/rtl/
47 mon_cntl_o signals that controls monitor mux added. mohor 8070d 17h /dbg_interface/tags/new_debug/rtl/
46 Asynchronous reset used instead of synchronous. mohor 8078d 23h /dbg_interface/tags/new_debug/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.