OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [old_debug/] - Rev 29

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
29 Document revised and put tp better form. mohor 8196d 02h /dbg_interface/tags/old_debug/
28 TDO and TDO Enable signal are separated into two signals. mohor 8228d 09h /dbg_interface/tags/old_debug/
27 Warnings from synthesys tools fixed. mohor 8242d 11h /dbg_interface/tags/old_debug/
26 Warnings from synthesys tools fixed. mohor 8242d 11h /dbg_interface/tags/old_debug/
25 trst signal is synchronized to wb_clk_i. mohor 8243d 07h /dbg_interface/tags/old_debug/
24 CRC changed so more thorough testing is done. mohor 8244d 09h /dbg_interface/tags/old_debug/
23 Trace disabled by default. mohor 8250d 11h /dbg_interface/tags/old_debug/
22 Register length fixed. mohor 8250d 11h /dbg_interface/tags/old_debug/
21 CRC is returned when chain selection data is transmitted. mohor 8251d 07h /dbg_interface/tags/old_debug/
20 Crc generation is different for read or write commands. Small synthesys fixes. mohor 8252d 10h /dbg_interface/tags/old_debug/
19 Wishbone data latched on wb_clk_i instead of risc_clk. mohor 8264d 11h /dbg_interface/tags/old_debug/
18 Reset signals are not combined any more. mohor 8266d 20h /dbg_interface/tags/old_debug/
17 dbg_timescale.v changed to timescale.v This is done for the simulation of
few different cores in a single project.		 mohor 8290d 09h /dbg_interface/tags/old_debug/
16 bs_chain_o port added. mohor 8292d 09h /dbg_interface/tags/old_debug/
15 bs_chain_o added. mohor 8292d 10h /dbg_interface/tags/old_debug/
14 Document updated. mohor 8293d 08h /dbg_interface/tags/old_debug/
13 Signal names changed to lowercase. mohor 8293d 11h /dbg_interface/tags/old_debug/
12 Wishbone interface added, few fixes for better performance,
hooks for boundary scan testing added.		 mohor 8294d 11h /dbg_interface/tags/old_debug/
11 Changes connected to the OpenRISC access (SPR read, SPR write). mohor 8315d 07h /dbg_interface/tags/old_debug/
10 First official release 1.0. mohor 8319d 10h /dbg_interface/tags/old_debug/
9 Working version. Few bugs fixed, comments added. mohor 8319d 11h /dbg_interface/tags/old_debug/
8 Asynchronous set/reset not used in trace any more. mohor 8320d 09h /dbg_interface/tags/old_debug/
7 First official release 1.0. mohor 8320d 09h /dbg_interface/tags/old_debug/
6 Minor changes for simulation. mohor 8320d 09h /dbg_interface/tags/old_debug/
5 Trace fixed. Some registers changed, trace simplified. mohor 8321d 06h /dbg_interface/tags/old_debug/
4 Initial official release. mohor 8326d 07h /dbg_interface/tags/old_debug/
2 Initial official release. mohor 8326d 07h /dbg_interface/tags/old_debug/
1 Standard project directories initialized by cvs2svn. 8326d 07h /dbg_interface/tags/old_debug/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.