OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [rel_1/] - Rev 37

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
37 tap_top and dbg_top modules are put into two separate modules. tap_top
contains only tap state machine and related logic. dbg_top contains all
logic necessery for debugging.		 mohor 8146d 02h /dbg_interface/tags/rel_1/
36 Structure changed. Hooks for jtag chain added. mohor 8149d 21h /dbg_interface/tags/rel_1/
35 Dbg support datasheet added to cvs. mohor 8174d 02h /dbg_interface/tags/rel_1/
34 Product brief added to cvs. mohor 8174d 19h /dbg_interface/tags/rel_1/
33 LatchedJTAG_IR used when muxing TDO instead of JTAG_IR. mohor 8180d 00h /dbg_interface/tags/rel_1/
32 Stupid bug that was entered by previous update fixed. mohor 8180d 23h /dbg_interface/tags/rel_1/
31 trst synchronization is not needed and was removed. mohor 8181d 00h /dbg_interface/tags/rel_1/
30 IDCODE bug fixed, chains reused to decreas size of core. Data is shifted-in
not filled-in. Tested in hw.		 mohor 8192d 05h /dbg_interface/tags/rel_1/
29 Document revised and put tp better form. mohor 8195d 17h /dbg_interface/tags/rel_1/
28 TDO and TDO Enable signal are separated into two signals. mohor 8228d 01h /dbg_interface/tags/rel_1/
27 Warnings from synthesys tools fixed. mohor 8242d 02h /dbg_interface/tags/rel_1/
26 Warnings from synthesys tools fixed. mohor 8242d 02h /dbg_interface/tags/rel_1/
25 trst signal is synchronized to wb_clk_i. mohor 8242d 23h /dbg_interface/tags/rel_1/
24 CRC changed so more thorough testing is done. mohor 8244d 01h /dbg_interface/tags/rel_1/
23 Trace disabled by default. mohor 8250d 03h /dbg_interface/tags/rel_1/
22 Register length fixed. mohor 8250d 03h /dbg_interface/tags/rel_1/
21 CRC is returned when chain selection data is transmitted. mohor 8250d 23h /dbg_interface/tags/rel_1/
20 Crc generation is different for read or write commands. Small synthesys fixes. mohor 8252d 02h /dbg_interface/tags/rel_1/
19 Wishbone data latched on wb_clk_i instead of risc_clk. mohor 8264d 02h /dbg_interface/tags/rel_1/
18 Reset signals are not combined any more. mohor 8266d 11h /dbg_interface/tags/rel_1/
17 dbg_timescale.v changed to timescale.v This is done for the simulation of
few different cores in a single project.		 mohor 8290d 01h /dbg_interface/tags/rel_1/
16 bs_chain_o port added. mohor 8292d 01h /dbg_interface/tags/rel_1/
15 bs_chain_o added. mohor 8292d 02h /dbg_interface/tags/rel_1/
14 Document updated. mohor 8292d 23h /dbg_interface/tags/rel_1/
13 Signal names changed to lowercase. mohor 8293d 02h /dbg_interface/tags/rel_1/
12 Wishbone interface added, few fixes for better performance,
hooks for boundary scan testing added.		 mohor 8294d 03h /dbg_interface/tags/rel_1/
11 Changes connected to the OpenRISC access (SPR read, SPR write). mohor 8314d 22h /dbg_interface/tags/rel_1/
10 First official release 1.0. mohor 8319d 02h /dbg_interface/tags/rel_1/
9 Working version. Few bugs fixed, comments added. mohor 8319d 02h /dbg_interface/tags/rel_1/
8 Asynchronous set/reset not used in trace any more. mohor 8320d 01h /dbg_interface/tags/rel_1/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.