OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [rel_10/] [rtl/] - Rev 67

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
67 Lower two address lines must be always zero. simons 7637d 20h /dbg_interface/tags/rel_10/rtl/
65 WB_CNTL register added, some syncronization fixes. simons 7638d 19h /dbg_interface/tags/rel_10/rtl/
63 Three more chains added for cpu debug access. simons 7658d 20h /dbg_interface/tags/rel_10/rtl/
61 Lapsus fixed. simons 7686d 20h /dbg_interface/tags/rel_10/rtl/
59 Reset value for riscsel register set to 1. simons 7686d 20h /dbg_interface/tags/rel_10/rtl/
57 Multiple cpu support added. simons 7686d 22h /dbg_interface/tags/rel_10/rtl/
53 Trst active high. Inverted on higher layer. mohor 7953d 20h /dbg_interface/tags/rel_10/rtl/
52 Trst signal is not inverted here any more. Inverted on higher layer !!!. mohor 7953d 20h /dbg_interface/tags/rel_10/rtl/
51 WISHBONE Scan Chain is changed to reflect state of the WISHBONE access (WBInProgress bit added). Internal counter is used (counts 256 wb_clk cycles) and when counter exceeds that value, wb_cyc_o is negated. mohor 7981d 07h /dbg_interface/tags/rel_10/rtl/
47 mon_cntl_o signals that controls monitor mux added. mohor 8136d 19h /dbg_interface/tags/rel_10/rtl/
46 Asynchronous reset used instead of synchronous. mohor 8145d 01h /dbg_interface/tags/rel_10/rtl/
45 tdo_padoen_o changed to tdo_padoe_o. Signal is active high. mohor 8151d 21h /dbg_interface/tags/rel_10/rtl/
44 Signal names changed to lower case. mohor 8151d 21h /dbg_interface/tags/rel_10/rtl/
43 Intentional error removed. mohor 8156d 21h /dbg_interface/tags/rel_10/rtl/
42 A block for checking possible simulation/synthesis missmatch added. mohor 8156d 23h /dbg_interface/tags/rel_10/rtl/
41 Function changed to logic because of some synthesis warnings. mohor 8164d 20h /dbg_interface/tags/rel_10/rtl/
40 Signal tdo_padoe_o changed back to tdo_padoen_o. mohor 8178d 20h /dbg_interface/tags/rel_10/rtl/
39 tdo_padoen_o changed to tdo_padoe_o. Signal was always active high, just
not named correctly.		 mohor 8179d 21h /dbg_interface/tags/rel_10/rtl/
38 Few outputs for boundary scan chain added. mohor 8192d 20h /dbg_interface/tags/rel_10/rtl/
37 tap_top and dbg_top modules are put into two separate modules. tap_top
contains only tap state machine and related logic. dbg_top contains all
logic necessery for debugging.		 mohor 8193d 00h /dbg_interface/tags/rel_10/rtl/
36 Structure changed. Hooks for jtag chain added. mohor 8196d 19h /dbg_interface/tags/rel_10/rtl/
33 LatchedJTAG_IR used when muxing TDO instead of JTAG_IR. mohor 8226d 22h /dbg_interface/tags/rel_10/rtl/
32 Stupid bug that was entered by previous update fixed. mohor 8227d 20h /dbg_interface/tags/rel_10/rtl/
31 trst synchronization is not needed and was removed. mohor 8227d 21h /dbg_interface/tags/rel_10/rtl/
30 IDCODE bug fixed, chains reused to decreas size of core. Data is shifted-in
not filled-in. Tested in hw.		 mohor 8239d 02h /dbg_interface/tags/rel_10/rtl/
28 TDO and TDO Enable signal are separated into two signals. mohor 8274d 23h /dbg_interface/tags/rel_10/rtl/
27 Warnings from synthesys tools fixed. mohor 8289d 00h /dbg_interface/tags/rel_10/rtl/
26 Warnings from synthesys tools fixed. mohor 8289d 00h /dbg_interface/tags/rel_10/rtl/
25 trst signal is synchronized to wb_clk_i. mohor 8289d 21h /dbg_interface/tags/rel_10/rtl/
23 Trace disabled by default. mohor 8297d 00h /dbg_interface/tags/rel_10/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.