OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [rel_15/] [rtl/] - Rev 93

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
93 tmp version. mohor 7510d 16h /dbg_interface/tags/rel_15/rtl/
92 temp version. mohor 7513d 19h /dbg_interface/tags/rel_15/rtl/
91 tmp version. mohor 7514d 14h /dbg_interface/tags/rel_15/rtl/
90 tmp version. mohor 7515d 09h /dbg_interface/tags/rel_15/rtl/
89 temp4 version. mohor 7516d 15h /dbg_interface/tags/rel_15/rtl/
88 temp3 version. mohor 7517d 10h /dbg_interface/tags/rel_15/rtl/
87 tmp2 version. mohor 7518d 15h /dbg_interface/tags/rel_15/rtl/
86 Tmp version. mohor 7531d 11h /dbg_interface/tags/rel_15/rtl/
83 Small fix. mohor 7531d 12h /dbg_interface/tags/rel_15/rtl/
82 New directory structure. New version of the debug interface. mohor 7531d 12h /dbg_interface/tags/rel_15/rtl/
81 New directory structure. New version of the debug interface.
Files that are not needed removed.		 mohor 7531d 12h /dbg_interface/tags/rel_15/rtl/
77 MBIST chain connection fixed. mohor 7592d 09h /dbg_interface/tags/rel_15/rtl/
73 CRC logic changed. mohor 7592d 11h /dbg_interface/tags/rel_15/rtl/
71 Mbist support added. simons 7594d 17h /dbg_interface/tags/rel_15/rtl/
67 Lower two address lines must be always zero. simons 7627d 13h /dbg_interface/tags/rel_15/rtl/
65 WB_CNTL register added, some syncronization fixes. simons 7628d 13h /dbg_interface/tags/rel_15/rtl/
63 Three more chains added for cpu debug access. simons 7648d 13h /dbg_interface/tags/rel_15/rtl/
61 Lapsus fixed. simons 7676d 13h /dbg_interface/tags/rel_15/rtl/
59 Reset value for riscsel register set to 1. simons 7676d 14h /dbg_interface/tags/rel_15/rtl/
57 Multiple cpu support added. simons 7676d 15h /dbg_interface/tags/rel_15/rtl/
53 Trst active high. Inverted on higher layer. mohor 7943d 13h /dbg_interface/tags/rel_15/rtl/
52 Trst signal is not inverted here any more. Inverted on higher layer !!!. mohor 7943d 13h /dbg_interface/tags/rel_15/rtl/
51 WISHBONE Scan Chain is changed to reflect state of the WISHBONE access (WBInProgress bit added). Internal counter is used (counts 256 wb_clk cycles) and when counter exceeds that value, wb_cyc_o is negated. mohor 7971d 01h /dbg_interface/tags/rel_15/rtl/
47 mon_cntl_o signals that controls monitor mux added. mohor 8126d 13h /dbg_interface/tags/rel_15/rtl/
46 Asynchronous reset used instead of synchronous. mohor 8134d 19h /dbg_interface/tags/rel_15/rtl/
45 tdo_padoen_o changed to tdo_padoe_o. Signal is active high. mohor 8141d 14h /dbg_interface/tags/rel_15/rtl/
44 Signal names changed to lower case. mohor 8141d 14h /dbg_interface/tags/rel_15/rtl/
43 Intentional error removed. mohor 8146d 14h /dbg_interface/tags/rel_15/rtl/
42 A block for checking possible simulation/synthesis missmatch added. mohor 8146d 16h /dbg_interface/tags/rel_15/rtl/
41 Function changed to logic because of some synthesis warnings. mohor 8154d 13h /dbg_interface/tags/rel_15/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.