OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [rel_15/] [rtl/] [verilog/] - Rev 92

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
92 temp version. mohor 7493d 20h /dbg_interface/tags/rel_15/rtl/verilog/
91 tmp version. mohor 7494d 15h /dbg_interface/tags/rel_15/rtl/verilog/
90 tmp version. mohor 7495d 10h /dbg_interface/tags/rel_15/rtl/verilog/
89 temp4 version. mohor 7496d 16h /dbg_interface/tags/rel_15/rtl/verilog/
88 temp3 version. mohor 7497d 11h /dbg_interface/tags/rel_15/rtl/verilog/
87 tmp2 version. mohor 7498d 16h /dbg_interface/tags/rel_15/rtl/verilog/
86 Tmp version. mohor 7511d 12h /dbg_interface/tags/rel_15/rtl/verilog/
83 Small fix. mohor 7511d 13h /dbg_interface/tags/rel_15/rtl/verilog/
82 New directory structure. New version of the debug interface. mohor 7511d 13h /dbg_interface/tags/rel_15/rtl/verilog/
81 New directory structure. New version of the debug interface.
Files that are not needed removed.		 mohor 7511d 13h /dbg_interface/tags/rel_15/rtl/verilog/
77 MBIST chain connection fixed. mohor 7572d 10h /dbg_interface/tags/rel_15/rtl/verilog/
73 CRC logic changed. mohor 7572d 12h /dbg_interface/tags/rel_15/rtl/verilog/
71 Mbist support added. simons 7574d 18h /dbg_interface/tags/rel_15/rtl/verilog/
67 Lower two address lines must be always zero. simons 7607d 14h /dbg_interface/tags/rel_15/rtl/verilog/
65 WB_CNTL register added, some syncronization fixes. simons 7608d 14h /dbg_interface/tags/rel_15/rtl/verilog/
63 Three more chains added for cpu debug access. simons 7628d 14h /dbg_interface/tags/rel_15/rtl/verilog/
61 Lapsus fixed. simons 7656d 14h /dbg_interface/tags/rel_15/rtl/verilog/
59 Reset value for riscsel register set to 1. simons 7656d 15h /dbg_interface/tags/rel_15/rtl/verilog/
57 Multiple cpu support added. simons 7656d 16h /dbg_interface/tags/rel_15/rtl/verilog/
53 Trst active high. Inverted on higher layer. mohor 7923d 14h /dbg_interface/tags/rel_15/rtl/verilog/
52 Trst signal is not inverted here any more. Inverted on higher layer !!!. mohor 7923d 14h /dbg_interface/tags/rel_15/rtl/verilog/
51 WISHBONE Scan Chain is changed to reflect state of the WISHBONE access (WBInProgress bit added). Internal counter is used (counts 256 wb_clk cycles) and when counter exceeds that value, wb_cyc_o is negated. mohor 7951d 02h /dbg_interface/tags/rel_15/rtl/verilog/
47 mon_cntl_o signals that controls monitor mux added. mohor 8106d 14h /dbg_interface/tags/rel_15/rtl/verilog/
46 Asynchronous reset used instead of synchronous. mohor 8114d 20h /dbg_interface/tags/rel_15/rtl/verilog/
45 tdo_padoen_o changed to tdo_padoe_o. Signal is active high. mohor 8121d 15h /dbg_interface/tags/rel_15/rtl/verilog/
44 Signal names changed to lower case. mohor 8121d 15h /dbg_interface/tags/rel_15/rtl/verilog/
43 Intentional error removed. mohor 8126d 15h /dbg_interface/tags/rel_15/rtl/verilog/
42 A block for checking possible simulation/synthesis missmatch added. mohor 8126d 17h /dbg_interface/tags/rel_15/rtl/verilog/
41 Function changed to logic because of some synthesis warnings. mohor 8134d 14h /dbg_interface/tags/rel_15/rtl/verilog/
40 Signal tdo_padoe_o changed back to tdo_padoen_o. mohor 8148d 14h /dbg_interface/tags/rel_15/rtl/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.