OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [rel_19/] - Rev 77

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
77 MBIST chain connection fixed. mohor 7564d 13h /dbg_interface/tags/rel_19/
75 Simulation files. mohor 7564d 14h /dbg_interface/tags/rel_19/
74 Removed. mohor 7564d 15h /dbg_interface/tags/rel_19/
73 CRC logic changed. mohor 7564d 15h /dbg_interface/tags/rel_19/
71 Mbist support added. simons 7566d 21h /dbg_interface/tags/rel_19/
70 A pdf copy of existing doc document. simons 7573d 23h /dbg_interface/tags/rel_19/
69 WBCNTL added, multiple CPU support described. simons 7594d 12h /dbg_interface/tags/rel_19/
67 Lower two address lines must be always zero. simons 7599d 17h /dbg_interface/tags/rel_19/
65 WB_CNTL register added, some syncronization fixes. simons 7600d 16h /dbg_interface/tags/rel_19/
63 Three more chains added for cpu debug access. simons 7620d 17h /dbg_interface/tags/rel_19/
61 Lapsus fixed. simons 7648d 17h /dbg_interface/tags/rel_19/
59 Reset value for riscsel register set to 1. simons 7648d 17h /dbg_interface/tags/rel_19/
57 Multiple cpu support added. simons 7648d 19h /dbg_interface/tags/rel_19/
56 Revision 1.6. Trst changed to active high !!!. In order to be compliant with the
standard, reset needs to be negated on the upper layer.		 mohor 7915d 15h /dbg_interface/tags/rel_19/
55 Revision 1.6. Trst changed to active high !!!. In order to be compliant with the
standard, reset needs to be negated on the upper layer.		 mohor 7915d 15h /dbg_interface/tags/rel_19/
53 Trst active high. Inverted on higher layer. mohor 7915d 16h /dbg_interface/tags/rel_19/
52 Trst signal is not inverted here any more. Inverted on higher layer !!!. mohor 7915d 17h /dbg_interface/tags/rel_19/
51 WISHBONE Scan Chain is changed to reflect state of the WISHBONE access (WBInProgress bit added). Internal counter is used (counts 256 wb_clk cycles) and when counter exceeds that value, wb_cyc_o is negated. mohor 7943d 04h /dbg_interface/tags/rel_19/
50 Revision 1.5 of the document ready. WISHBONE Scan Chain changed. mohor 7943d 05h /dbg_interface/tags/rel_19/
47 mon_cntl_o signals that controls monitor mux added. mohor 8098d 16h /dbg_interface/tags/rel_19/
46 Asynchronous reset used instead of synchronous. mohor 8106d 22h /dbg_interface/tags/rel_19/
45 tdo_padoen_o changed to tdo_padoe_o. Signal is active high. mohor 8113d 18h /dbg_interface/tags/rel_19/
44 Signal names changed to lower case. mohor 8113d 18h /dbg_interface/tags/rel_19/
43 Intentional error removed. mohor 8118d 18h /dbg_interface/tags/rel_19/
42 A block for checking possible simulation/synthesis missmatch added. mohor 8118d 20h /dbg_interface/tags/rel_19/
41 Function changed to logic because of some synthesis warnings. mohor 8126d 17h /dbg_interface/tags/rel_19/
40 Signal tdo_padoe_o changed back to tdo_padoen_o. mohor 8140d 17h /dbg_interface/tags/rel_19/
39 tdo_padoen_o changed to tdo_padoe_o. Signal was always active high, just
not named correctly.		 mohor 8141d 18h /dbg_interface/tags/rel_19/
38 Few outputs for boundary scan chain added. mohor 8154d 16h /dbg_interface/tags/rel_19/
37 tap_top and dbg_top modules are put into two separate modules. tap_top
contains only tap state machine and related logic. dbg_top contains all
logic necessery for debugging.		 mohor 8154d 20h /dbg_interface/tags/rel_19/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.