OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [rel_19/] [rtl/] [verilog/] - Rev 158

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
158 root 5598d 00h /dbg_interface/tags/rel_19/rtl/verilog/
127 This commit was manufactured by cvs2svn to create tag 'rel_19'. 7467d 09h /dbg_interface/tags/rel_19/rtl/verilog/
123 All flipflops are reset. mohor 7469d 05h /dbg_interface/tags/rel_19/rtl/verilog/
121 Port signals are all set to zero after reset. mohor 7472d 05h /dbg_interface/tags/rel_19/rtl/verilog/
119 cpu_stall_o activated as soon as bp occurs. mohor 7472d 09h /dbg_interface/tags/rel_19/rtl/verilog/
117 Define name changed. mohor 7474d 05h /dbg_interface/tags/rel_19/rtl/verilog/
108 Reset values width added because of FV, a good sentence changed because some tools can not handle it. simons 7475d 12h /dbg_interface/tags/rel_19/rtl/verilog/
106 Sensitivity list updated. simons 7476d 10h /dbg_interface/tags/rel_19/rtl/verilog/
104 cpu_tall_o is set with cpu_stb_o or register. mohor 7477d 01h /dbg_interface/tags/rel_19/rtl/verilog/
102 New version. mohor 7477d 01h /dbg_interface/tags/rel_19/rtl/verilog/
101 Almost finished. mohor 7477d 02h /dbg_interface/tags/rel_19/rtl/verilog/
100 *** empty log message *** mohor 7478d 05h /dbg_interface/tags/rel_19/rtl/verilog/
99 cpu registers added. mohor 7478d 05h /dbg_interface/tags/rel_19/rtl/verilog/
97 Working. mohor 7479d 07h /dbg_interface/tags/rel_19/rtl/verilog/
95 Temp version. mohor 7479d 20h /dbg_interface/tags/rel_19/rtl/verilog/
94 temp version. Resets will be changed in next version. mohor 7480d 07h /dbg_interface/tags/rel_19/rtl/verilog/
93 tmp version. mohor 7481d 08h /dbg_interface/tags/rel_19/rtl/verilog/
92 temp version. mohor 7484d 12h /dbg_interface/tags/rel_19/rtl/verilog/
91 tmp version. mohor 7485d 07h /dbg_interface/tags/rel_19/rtl/verilog/
90 tmp version. mohor 7486d 02h /dbg_interface/tags/rel_19/rtl/verilog/
89 temp4 version. mohor 7487d 07h /dbg_interface/tags/rel_19/rtl/verilog/
88 temp3 version. mohor 7488d 02h /dbg_interface/tags/rel_19/rtl/verilog/
87 tmp2 version. mohor 7489d 07h /dbg_interface/tags/rel_19/rtl/verilog/
86 Tmp version. mohor 7502d 03h /dbg_interface/tags/rel_19/rtl/verilog/
83 Small fix. mohor 7502d 04h /dbg_interface/tags/rel_19/rtl/verilog/
82 New directory structure. New version of the debug interface. mohor 7502d 04h /dbg_interface/tags/rel_19/rtl/verilog/
81 New directory structure. New version of the debug interface.
Files that are not needed removed.		 mohor 7502d 04h /dbg_interface/tags/rel_19/rtl/verilog/
77 MBIST chain connection fixed. mohor 7563d 01h /dbg_interface/tags/rel_19/rtl/verilog/
73 CRC logic changed. mohor 7563d 03h /dbg_interface/tags/rel_19/rtl/verilog/
71 Mbist support added. simons 7565d 10h /dbg_interface/tags/rel_19/rtl/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.