OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [rel_21/] - Rev 96

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
96 Working. mohor 7471d 12h /dbg_interface/tags/rel_21/
95 Temp version. mohor 7472d 00h /dbg_interface/tags/rel_21/
94 temp version. Resets will be changed in next version. mohor 7472d 10h /dbg_interface/tags/rel_21/
93 tmp version. mohor 7473d 11h /dbg_interface/tags/rel_21/
92 temp version. mohor 7476d 15h /dbg_interface/tags/rel_21/
91 tmp version. mohor 7477d 10h /dbg_interface/tags/rel_21/
90 tmp version. mohor 7478d 05h /dbg_interface/tags/rel_21/
89 temp4 version. mohor 7479d 11h /dbg_interface/tags/rel_21/
88 temp3 version. mohor 7480d 06h /dbg_interface/tags/rel_21/
87 tmp2 version. mohor 7481d 10h /dbg_interface/tags/rel_21/
86 Tmp version. mohor 7494d 06h /dbg_interface/tags/rel_21/
85 New directory structure. New debug interface. mohor 7494d 07h /dbg_interface/tags/rel_21/
84 Removed files that are not needed any more. mohor 7494d 07h /dbg_interface/tags/rel_21/
83 Small fix. mohor 7494d 07h /dbg_interface/tags/rel_21/
82 New directory structure. New version of the debug interface. mohor 7494d 08h /dbg_interface/tags/rel_21/
81 New directory structure. New version of the debug interface.
Files that are not needed removed.		 mohor 7494d 08h /dbg_interface/tags/rel_21/
80 New version of the debug interface. Not finished, yet. mohor 7494d 08h /dbg_interface/tags/rel_21/
77 MBIST chain connection fixed. mohor 7555d 05h /dbg_interface/tags/rel_21/
75 Simulation files. mohor 7555d 06h /dbg_interface/tags/rel_21/
74 Removed. mohor 7555d 06h /dbg_interface/tags/rel_21/
73 CRC logic changed. mohor 7555d 06h /dbg_interface/tags/rel_21/
71 Mbist support added. simons 7557d 13h /dbg_interface/tags/rel_21/
70 A pdf copy of existing doc document. simons 7564d 15h /dbg_interface/tags/rel_21/
69 WBCNTL added, multiple CPU support described. simons 7585d 04h /dbg_interface/tags/rel_21/
67 Lower two address lines must be always zero. simons 7590d 09h /dbg_interface/tags/rel_21/
65 WB_CNTL register added, some syncronization fixes. simons 7591d 08h /dbg_interface/tags/rel_21/
63 Three more chains added for cpu debug access. simons 7611d 09h /dbg_interface/tags/rel_21/
61 Lapsus fixed. simons 7639d 09h /dbg_interface/tags/rel_21/
59 Reset value for riscsel register set to 1. simons 7639d 09h /dbg_interface/tags/rel_21/
57 Multiple cpu support added. simons 7639d 10h /dbg_interface/tags/rel_21/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.