OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [rel_21/] [bench/] - Rev 116

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
116 Data latching changed when testing WB. mohor 7463d 07h /dbg_interface/tags/rel_21/bench/
115 More debug data added. mohor 7463d 11h /dbg_interface/tags/rel_21/bench/
114 CRC generation iand verification in bench changed. mohor 7463d 12h /dbg_interface/tags/rel_21/bench/
113 IDCODE test improved. mohor 7463d 13h /dbg_interface/tags/rel_21/bench/
112 dbg_tb_defines.v not used. mohor 7464d 08h /dbg_interface/tags/rel_21/bench/
111 Define tap_defines.v added to test bench. mohor 7464d 08h /dbg_interface/tags/rel_21/bench/
110 Waiting for "ready" improved. mohor 7464d 09h /dbg_interface/tags/rel_21/bench/
102 New version. mohor 7466d 03h /dbg_interface/tags/rel_21/bench/
101 Almost finished. mohor 7466d 04h /dbg_interface/tags/rel_21/bench/
99 cpu registers added. mohor 7467d 06h /dbg_interface/tags/rel_21/bench/
96 Working. mohor 7468d 11h /dbg_interface/tags/rel_21/bench/
95 Temp version. mohor 7468d 22h /dbg_interface/tags/rel_21/bench/
93 tmp version. mohor 7470d 10h /dbg_interface/tags/rel_21/bench/
92 temp version. mohor 7473d 14h /dbg_interface/tags/rel_21/bench/
91 tmp version. mohor 7474d 09h /dbg_interface/tags/rel_21/bench/
90 tmp version. mohor 7475d 03h /dbg_interface/tags/rel_21/bench/
89 temp4 version. mohor 7476d 09h /dbg_interface/tags/rel_21/bench/
88 temp3 version. mohor 7477d 04h /dbg_interface/tags/rel_21/bench/
87 tmp2 version. mohor 7478d 09h /dbg_interface/tags/rel_21/bench/
80 New version of the debug interface. Not finished, yet. mohor 7491d 07h /dbg_interface/tags/rel_21/bench/
75 Simulation files. mohor 7552d 05h /dbg_interface/tags/rel_21/bench/
73 CRC logic changed. mohor 7552d 05h /dbg_interface/tags/rel_21/bench/
63 Three more chains added for cpu debug access. simons 7608d 07h /dbg_interface/tags/rel_21/bench/
47 mon_cntl_o signals that controls monitor mux added. mohor 8086d 07h /dbg_interface/tags/rel_21/bench/
38 Few outputs for boundary scan chain added. mohor 8142d 07h /dbg_interface/tags/rel_21/bench/
36 Structure changed. Hooks for jtag chain added. mohor 8146d 06h /dbg_interface/tags/rel_21/bench/
17 dbg_timescale.v changed to timescale.v This is done for the simulation of
few different cores in a single project.		 mohor 8286d 10h /dbg_interface/tags/rel_21/bench/
15 bs_chain_o added. mohor 8288d 11h /dbg_interface/tags/rel_21/bench/
13 Signal names changed to lowercase. mohor 8289d 11h /dbg_interface/tags/rel_21/bench/
12 Wishbone interface added, few fixes for better performance,
hooks for boundary scan testing added.		 mohor 8290d 11h /dbg_interface/tags/rel_21/bench/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.