OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [rel_21/] [rtl/] - Rev 121

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
121 Port signals are all set to zero after reset. mohor 7463d 22h /dbg_interface/tags/rel_21/rtl/
119 cpu_stall_o activated as soon as bp occurs. mohor 7464d 01h /dbg_interface/tags/rel_21/rtl/
117 Define name changed. mohor 7465d 21h /dbg_interface/tags/rel_21/rtl/
108 Reset values width added because of FV, a good sentence changed because some tools can not handle it. simons 7467d 04h /dbg_interface/tags/rel_21/rtl/
106 Sensitivity list updated. simons 7468d 02h /dbg_interface/tags/rel_21/rtl/
104 cpu_tall_o is set with cpu_stb_o or register. mohor 7468d 17h /dbg_interface/tags/rel_21/rtl/
102 New version. mohor 7468d 18h /dbg_interface/tags/rel_21/rtl/
101 Almost finished. mohor 7468d 19h /dbg_interface/tags/rel_21/rtl/
100 *** empty log message *** mohor 7469d 21h /dbg_interface/tags/rel_21/rtl/
99 cpu registers added. mohor 7469d 21h /dbg_interface/tags/rel_21/rtl/
97 Working. mohor 7470d 23h /dbg_interface/tags/rel_21/rtl/
95 Temp version. mohor 7471d 13h /dbg_interface/tags/rel_21/rtl/
94 temp version. Resets will be changed in next version. mohor 7471d 23h /dbg_interface/tags/rel_21/rtl/
93 tmp version. mohor 7473d 00h /dbg_interface/tags/rel_21/rtl/
92 temp version. mohor 7476d 04h /dbg_interface/tags/rel_21/rtl/
91 tmp version. mohor 7476d 23h /dbg_interface/tags/rel_21/rtl/
90 tmp version. mohor 7477d 18h /dbg_interface/tags/rel_21/rtl/
89 temp4 version. mohor 7479d 00h /dbg_interface/tags/rel_21/rtl/
88 temp3 version. mohor 7479d 18h /dbg_interface/tags/rel_21/rtl/
87 tmp2 version. mohor 7480d 23h /dbg_interface/tags/rel_21/rtl/
86 Tmp version. mohor 7493d 19h /dbg_interface/tags/rel_21/rtl/
83 Small fix. mohor 7493d 20h /dbg_interface/tags/rel_21/rtl/
82 New directory structure. New version of the debug interface. mohor 7493d 20h /dbg_interface/tags/rel_21/rtl/
81 New directory structure. New version of the debug interface.
Files that are not needed removed.		 mohor 7493d 21h /dbg_interface/tags/rel_21/rtl/
77 MBIST chain connection fixed. mohor 7554d 18h /dbg_interface/tags/rel_21/rtl/
73 CRC logic changed. mohor 7554d 19h /dbg_interface/tags/rel_21/rtl/
71 Mbist support added. simons 7557d 02h /dbg_interface/tags/rel_21/rtl/
67 Lower two address lines must be always zero. simons 7589d 22h /dbg_interface/tags/rel_21/rtl/
65 WB_CNTL register added, some syncronization fixes. simons 7590d 21h /dbg_interface/tags/rel_21/rtl/
63 Three more chains added for cpu debug access. simons 7610d 22h /dbg_interface/tags/rel_21/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.