OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [rel_21/] [rtl/] - Rev 81

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
81 New directory structure. New version of the debug interface.
Files that are not needed removed.		 mohor 7511d 16h /dbg_interface/tags/rel_21/rtl/
77 MBIST chain connection fixed. mohor 7572d 13h /dbg_interface/tags/rel_21/rtl/
73 CRC logic changed. mohor 7572d 15h /dbg_interface/tags/rel_21/rtl/
71 Mbist support added. simons 7574d 22h /dbg_interface/tags/rel_21/rtl/
67 Lower two address lines must be always zero. simons 7607d 18h /dbg_interface/tags/rel_21/rtl/
65 WB_CNTL register added, some syncronization fixes. simons 7608d 17h /dbg_interface/tags/rel_21/rtl/
63 Three more chains added for cpu debug access. simons 7628d 18h /dbg_interface/tags/rel_21/rtl/
61 Lapsus fixed. simons 7656d 18h /dbg_interface/tags/rel_21/rtl/
59 Reset value for riscsel register set to 1. simons 7656d 18h /dbg_interface/tags/rel_21/rtl/
57 Multiple cpu support added. simons 7656d 19h /dbg_interface/tags/rel_21/rtl/
53 Trst active high. Inverted on higher layer. mohor 7923d 17h /dbg_interface/tags/rel_21/rtl/
52 Trst signal is not inverted here any more. Inverted on higher layer !!!. mohor 7923d 17h /dbg_interface/tags/rel_21/rtl/
51 WISHBONE Scan Chain is changed to reflect state of the WISHBONE access (WBInProgress bit added). Internal counter is used (counts 256 wb_clk cycles) and when counter exceeds that value, wb_cyc_o is negated. mohor 7951d 05h /dbg_interface/tags/rel_21/rtl/
47 mon_cntl_o signals that controls monitor mux added. mohor 8106d 17h /dbg_interface/tags/rel_21/rtl/
46 Asynchronous reset used instead of synchronous. mohor 8114d 23h /dbg_interface/tags/rel_21/rtl/
45 tdo_padoen_o changed to tdo_padoe_o. Signal is active high. mohor 8121d 19h /dbg_interface/tags/rel_21/rtl/
44 Signal names changed to lower case. mohor 8121d 19h /dbg_interface/tags/rel_21/rtl/
43 Intentional error removed. mohor 8126d 18h /dbg_interface/tags/rel_21/rtl/
42 A block for checking possible simulation/synthesis missmatch added. mohor 8126d 20h /dbg_interface/tags/rel_21/rtl/
41 Function changed to logic because of some synthesis warnings. mohor 8134d 17h /dbg_interface/tags/rel_21/rtl/
40 Signal tdo_padoe_o changed back to tdo_padoen_o. mohor 8148d 17h /dbg_interface/tags/rel_21/rtl/
39 tdo_padoen_o changed to tdo_padoe_o. Signal was always active high, just
not named correctly.		 mohor 8149d 18h /dbg_interface/tags/rel_21/rtl/
38 Few outputs for boundary scan chain added. mohor 8162d 17h /dbg_interface/tags/rel_21/rtl/
37 tap_top and dbg_top modules are put into two separate modules. tap_top
contains only tap state machine and related logic. dbg_top contains all
logic necessery for debugging.		 mohor 8162d 21h /dbg_interface/tags/rel_21/rtl/
36 Structure changed. Hooks for jtag chain added. mohor 8166d 16h /dbg_interface/tags/rel_21/rtl/
33 LatchedJTAG_IR used when muxing TDO instead of JTAG_IR. mohor 8196d 19h /dbg_interface/tags/rel_21/rtl/
32 Stupid bug that was entered by previous update fixed. mohor 8197d 18h /dbg_interface/tags/rel_21/rtl/
31 trst synchronization is not needed and was removed. mohor 8197d 19h /dbg_interface/tags/rel_21/rtl/
30 IDCODE bug fixed, chains reused to decreas size of core. Data is shifted-in
not filled-in. Tested in hw.		 mohor 8209d 00h /dbg_interface/tags/rel_21/rtl/
28 TDO and TDO Enable signal are separated into two signals. mohor 8244d 20h /dbg_interface/tags/rel_21/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.