OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [rel_21/] [rtl/] - Rev 94

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
94 temp version. Resets will be changed in next version. mohor 7483d 14h /dbg_interface/tags/rel_21/rtl/
93 tmp version. mohor 7484d 15h /dbg_interface/tags/rel_21/rtl/
92 temp version. mohor 7487d 19h /dbg_interface/tags/rel_21/rtl/
91 tmp version. mohor 7488d 14h /dbg_interface/tags/rel_21/rtl/
90 tmp version. mohor 7489d 09h /dbg_interface/tags/rel_21/rtl/
89 temp4 version. mohor 7490d 15h /dbg_interface/tags/rel_21/rtl/
88 temp3 version. mohor 7491d 09h /dbg_interface/tags/rel_21/rtl/
87 tmp2 version. mohor 7492d 14h /dbg_interface/tags/rel_21/rtl/
86 Tmp version. mohor 7505d 10h /dbg_interface/tags/rel_21/rtl/
83 Small fix. mohor 7505d 11h /dbg_interface/tags/rel_21/rtl/
82 New directory structure. New version of the debug interface. mohor 7505d 11h /dbg_interface/tags/rel_21/rtl/
81 New directory structure. New version of the debug interface.
Files that are not needed removed.		 mohor 7505d 11h /dbg_interface/tags/rel_21/rtl/
77 MBIST chain connection fixed. mohor 7566d 08h /dbg_interface/tags/rel_21/rtl/
73 CRC logic changed. mohor 7566d 10h /dbg_interface/tags/rel_21/rtl/
71 Mbist support added. simons 7568d 17h /dbg_interface/tags/rel_21/rtl/
67 Lower two address lines must be always zero. simons 7601d 13h /dbg_interface/tags/rel_21/rtl/
65 WB_CNTL register added, some syncronization fixes. simons 7602d 12h /dbg_interface/tags/rel_21/rtl/
63 Three more chains added for cpu debug access. simons 7622d 13h /dbg_interface/tags/rel_21/rtl/
61 Lapsus fixed. simons 7650d 13h /dbg_interface/tags/rel_21/rtl/
59 Reset value for riscsel register set to 1. simons 7650d 13h /dbg_interface/tags/rel_21/rtl/
57 Multiple cpu support added. simons 7650d 14h /dbg_interface/tags/rel_21/rtl/
53 Trst active high. Inverted on higher layer. mohor 7917d 12h /dbg_interface/tags/rel_21/rtl/
52 Trst signal is not inverted here any more. Inverted on higher layer !!!. mohor 7917d 12h /dbg_interface/tags/rel_21/rtl/
51 WISHBONE Scan Chain is changed to reflect state of the WISHBONE access (WBInProgress bit added). Internal counter is used (counts 256 wb_clk cycles) and when counter exceeds that value, wb_cyc_o is negated. mohor 7945d 00h /dbg_interface/tags/rel_21/rtl/
47 mon_cntl_o signals that controls monitor mux added. mohor 8100d 12h /dbg_interface/tags/rel_21/rtl/
46 Asynchronous reset used instead of synchronous. mohor 8108d 18h /dbg_interface/tags/rel_21/rtl/
45 tdo_padoen_o changed to tdo_padoe_o. Signal is active high. mohor 8115d 14h /dbg_interface/tags/rel_21/rtl/
44 Signal names changed to lower case. mohor 8115d 14h /dbg_interface/tags/rel_21/rtl/
43 Intentional error removed. mohor 8120d 13h /dbg_interface/tags/rel_21/rtl/
42 A block for checking possible simulation/synthesis missmatch added. mohor 8120d 15h /dbg_interface/tags/rel_21/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.