OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [rel_6/] - Rev 64

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
64 This commit was manufactured by cvs2svn to create tag 'rel_6'. 7608d 08h /dbg_interface/tags/rel_6/
63 Three more chains added for cpu debug access. simons 7608d 08h /dbg_interface/tags/rel_6/
61 Lapsus fixed. simons 7636d 08h /dbg_interface/tags/rel_6/
59 Reset value for riscsel register set to 1. simons 7636d 08h /dbg_interface/tags/rel_6/
57 Multiple cpu support added. simons 7636d 09h /dbg_interface/tags/rel_6/
56 Revision 1.6. Trst changed to active high !!!. In order to be compliant with the
standard, reset needs to be negated on the upper layer.		 mohor 7903d 06h /dbg_interface/tags/rel_6/
55 Revision 1.6. Trst changed to active high !!!. In order to be compliant with the
standard, reset needs to be negated on the upper layer.		 mohor 7903d 06h /dbg_interface/tags/rel_6/
53 Trst active high. Inverted on higher layer. mohor 7903d 07h /dbg_interface/tags/rel_6/
52 Trst signal is not inverted here any more. Inverted on higher layer !!!. mohor 7903d 07h /dbg_interface/tags/rel_6/
51 WISHBONE Scan Chain is changed to reflect state of the WISHBONE access (WBInProgress bit added). Internal counter is used (counts 256 wb_clk cycles) and when counter exceeds that value, wb_cyc_o is negated. mohor 7930d 19h /dbg_interface/tags/rel_6/
50 Revision 1.5 of the document ready. WISHBONE Scan Chain changed. mohor 7930d 20h /dbg_interface/tags/rel_6/
47 mon_cntl_o signals that controls monitor mux added. mohor 8086d 07h /dbg_interface/tags/rel_6/
46 Asynchronous reset used instead of synchronous. mohor 8094d 13h /dbg_interface/tags/rel_6/
45 tdo_padoen_o changed to tdo_padoe_o. Signal is active high. mohor 8101d 09h /dbg_interface/tags/rel_6/
44 Signal names changed to lower case. mohor 8101d 09h /dbg_interface/tags/rel_6/
43 Intentional error removed. mohor 8106d 08h /dbg_interface/tags/rel_6/
42 A block for checking possible simulation/synthesis missmatch added. mohor 8106d 10h /dbg_interface/tags/rel_6/
41 Function changed to logic because of some synthesis warnings. mohor 8114d 07h /dbg_interface/tags/rel_6/
40 Signal tdo_padoe_o changed back to tdo_padoen_o. mohor 8128d 07h /dbg_interface/tags/rel_6/
39 tdo_padoen_o changed to tdo_padoe_o. Signal was always active high, just
not named correctly.		 mohor 8129d 08h /dbg_interface/tags/rel_6/
38 Few outputs for boundary scan chain added. mohor 8142d 07h /dbg_interface/tags/rel_6/
37 tap_top and dbg_top modules are put into two separate modules. tap_top
contains only tap state machine and related logic. dbg_top contains all
logic necessery for debugging.		 mohor 8142d 11h /dbg_interface/tags/rel_6/
36 Structure changed. Hooks for jtag chain added. mohor 8146d 06h /dbg_interface/tags/rel_6/
35 Dbg support datasheet added to cvs. mohor 8170d 11h /dbg_interface/tags/rel_6/
34 Product brief added to cvs. mohor 8171d 05h /dbg_interface/tags/rel_6/
33 LatchedJTAG_IR used when muxing TDO instead of JTAG_IR. mohor 8176d 09h /dbg_interface/tags/rel_6/
32 Stupid bug that was entered by previous update fixed. mohor 8177d 08h /dbg_interface/tags/rel_6/
31 trst synchronization is not needed and was removed. mohor 8177d 09h /dbg_interface/tags/rel_6/
30 IDCODE bug fixed, chains reused to decreas size of core. Data is shifted-in
not filled-in. Tested in hw.		 mohor 8188d 14h /dbg_interface/tags/rel_6/
29 Document revised and put tp better form. mohor 8192d 02h /dbg_interface/tags/rel_6/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.