OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [rel_6/] [rtl/] [verilog/] - Rev 158

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
158 root 5614d 23h /dbg_interface/tags/rel_6/rtl/verilog/
64 This commit was manufactured by cvs2svn to create tag 'rel_6'. 7636d 05h /dbg_interface/tags/rel_6/rtl/verilog/
63 Three more chains added for cpu debug access. simons 7636d 05h /dbg_interface/tags/rel_6/rtl/verilog/
61 Lapsus fixed. simons 7664d 05h /dbg_interface/tags/rel_6/rtl/verilog/
59 Reset value for riscsel register set to 1. simons 7664d 05h /dbg_interface/tags/rel_6/rtl/verilog/
57 Multiple cpu support added. simons 7664d 06h /dbg_interface/tags/rel_6/rtl/verilog/
53 Trst active high. Inverted on higher layer. mohor 7931d 04h /dbg_interface/tags/rel_6/rtl/verilog/
52 Trst signal is not inverted here any more. Inverted on higher layer !!!. mohor 7931d 04h /dbg_interface/tags/rel_6/rtl/verilog/
51 WISHBONE Scan Chain is changed to reflect state of the WISHBONE access (WBInProgress bit added). Internal counter is used (counts 256 wb_clk cycles) and when counter exceeds that value, wb_cyc_o is negated. mohor 7958d 16h /dbg_interface/tags/rel_6/rtl/verilog/
47 mon_cntl_o signals that controls monitor mux added. mohor 8114d 04h /dbg_interface/tags/rel_6/rtl/verilog/
46 Asynchronous reset used instead of synchronous. mohor 8122d 10h /dbg_interface/tags/rel_6/rtl/verilog/
45 tdo_padoen_o changed to tdo_padoe_o. Signal is active high. mohor 8129d 06h /dbg_interface/tags/rel_6/rtl/verilog/
44 Signal names changed to lower case. mohor 8129d 06h /dbg_interface/tags/rel_6/rtl/verilog/
43 Intentional error removed. mohor 8134d 05h /dbg_interface/tags/rel_6/rtl/verilog/
42 A block for checking possible simulation/synthesis missmatch added. mohor 8134d 07h /dbg_interface/tags/rel_6/rtl/verilog/
41 Function changed to logic because of some synthesis warnings. mohor 8142d 04h /dbg_interface/tags/rel_6/rtl/verilog/
40 Signal tdo_padoe_o changed back to tdo_padoen_o. mohor 8156d 04h /dbg_interface/tags/rel_6/rtl/verilog/
39 tdo_padoen_o changed to tdo_padoe_o. Signal was always active high, just
not named correctly.		 mohor 8157d 05h /dbg_interface/tags/rel_6/rtl/verilog/
38 Few outputs for boundary scan chain added. mohor 8170d 04h /dbg_interface/tags/rel_6/rtl/verilog/
37 tap_top and dbg_top modules are put into two separate modules. tap_top
contains only tap state machine and related logic. dbg_top contains all
logic necessery for debugging.		 mohor 8170d 08h /dbg_interface/tags/rel_6/rtl/verilog/
36 Structure changed. Hooks for jtag chain added. mohor 8174d 03h /dbg_interface/tags/rel_6/rtl/verilog/
33 LatchedJTAG_IR used when muxing TDO instead of JTAG_IR. mohor 8204d 06h /dbg_interface/tags/rel_6/rtl/verilog/
32 Stupid bug that was entered by previous update fixed. mohor 8205d 05h /dbg_interface/tags/rel_6/rtl/verilog/
31 trst synchronization is not needed and was removed. mohor 8205d 06h /dbg_interface/tags/rel_6/rtl/verilog/
30 IDCODE bug fixed, chains reused to decreas size of core. Data is shifted-in
not filled-in. Tested in hw.		 mohor 8216d 11h /dbg_interface/tags/rel_6/rtl/verilog/
28 TDO and TDO Enable signal are separated into two signals. mohor 8252d 07h /dbg_interface/tags/rel_6/rtl/verilog/
27 Warnings from synthesys tools fixed. mohor 8266d 09h /dbg_interface/tags/rel_6/rtl/verilog/
26 Warnings from synthesys tools fixed. mohor 8266d 09h /dbg_interface/tags/rel_6/rtl/verilog/
25 trst signal is synchronized to wb_clk_i. mohor 8267d 05h /dbg_interface/tags/rel_6/rtl/verilog/
23 Trace disabled by default. mohor 8274d 09h /dbg_interface/tags/rel_6/rtl/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.