OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [rel_8/] - Rev 32

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
32 Stupid bug that was entered by previous update fixed. mohor 8176d 21h /dbg_interface/tags/rel_8/
31 trst synchronization is not needed and was removed. mohor 8176d 21h /dbg_interface/tags/rel_8/
30 IDCODE bug fixed, chains reused to decreas size of core. Data is shifted-in
not filled-in. Tested in hw.		 mohor 8188d 02h /dbg_interface/tags/rel_8/
29 Document revised and put tp better form. mohor 8191d 15h /dbg_interface/tags/rel_8/
28 TDO and TDO Enable signal are separated into two signals. mohor 8223d 23h /dbg_interface/tags/rel_8/
27 Warnings from synthesys tools fixed. mohor 8238d 00h /dbg_interface/tags/rel_8/
26 Warnings from synthesys tools fixed. mohor 8238d 00h /dbg_interface/tags/rel_8/
25 trst signal is synchronized to wb_clk_i. mohor 8238d 21h /dbg_interface/tags/rel_8/
24 CRC changed so more thorough testing is done. mohor 8239d 22h /dbg_interface/tags/rel_8/
23 Trace disabled by default. mohor 8246d 00h /dbg_interface/tags/rel_8/
22 Register length fixed. mohor 8246d 01h /dbg_interface/tags/rel_8/
21 CRC is returned when chain selection data is transmitted. mohor 8246d 20h /dbg_interface/tags/rel_8/
20 Crc generation is different for read or write commands. Small synthesys fixes. mohor 8247d 23h /dbg_interface/tags/rel_8/
19 Wishbone data latched on wb_clk_i instead of risc_clk. mohor 8260d 00h /dbg_interface/tags/rel_8/
18 Reset signals are not combined any more. mohor 8262d 09h /dbg_interface/tags/rel_8/
17 dbg_timescale.v changed to timescale.v This is done for the simulation of
few different cores in a single project.		 mohor 8285d 22h /dbg_interface/tags/rel_8/
16 bs_chain_o port added. mohor 8287d 22h /dbg_interface/tags/rel_8/
15 bs_chain_o added. mohor 8287d 23h /dbg_interface/tags/rel_8/
14 Document updated. mohor 8288d 21h /dbg_interface/tags/rel_8/
13 Signal names changed to lowercase. mohor 8289d 00h /dbg_interface/tags/rel_8/
12 Wishbone interface added, few fixes for better performance,
hooks for boundary scan testing added.		 mohor 8290d 00h /dbg_interface/tags/rel_8/
11 Changes connected to the OpenRISC access (SPR read, SPR write). mohor 8310d 20h /dbg_interface/tags/rel_8/
10 First official release 1.0. mohor 8315d 00h /dbg_interface/tags/rel_8/
9 Working version. Few bugs fixed, comments added. mohor 8315d 00h /dbg_interface/tags/rel_8/
8 Asynchronous set/reset not used in trace any more. mohor 8315d 22h /dbg_interface/tags/rel_8/
7 First official release 1.0. mohor 8315d 22h /dbg_interface/tags/rel_8/
6 Minor changes for simulation. mohor 8315d 22h /dbg_interface/tags/rel_8/
5 Trace fixed. Some registers changed, trace simplified. mohor 8316d 20h /dbg_interface/tags/rel_8/
4 Initial official release. mohor 8321d 20h /dbg_interface/tags/rel_8/
2 Initial official release. mohor 8321d 20h /dbg_interface/tags/rel_8/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.