OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [sdram_test_working/] - Rev 27

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
27 Warnings from synthesys tools fixed. mohor 8310d 17h /dbg_interface/tags/sdram_test_working/
26 Warnings from synthesys tools fixed. mohor 8310d 17h /dbg_interface/tags/sdram_test_working/
25 trst signal is synchronized to wb_clk_i. mohor 8311d 14h /dbg_interface/tags/sdram_test_working/
24 CRC changed so more thorough testing is done. mohor 8312d 15h /dbg_interface/tags/sdram_test_working/
23 Trace disabled by default. mohor 8318d 18h /dbg_interface/tags/sdram_test_working/
22 Register length fixed. mohor 8318d 18h /dbg_interface/tags/sdram_test_working/
21 CRC is returned when chain selection data is transmitted. mohor 8319d 14h /dbg_interface/tags/sdram_test_working/
20 Crc generation is different for read or write commands. Small synthesys fixes. mohor 8320d 17h /dbg_interface/tags/sdram_test_working/
19 Wishbone data latched on wb_clk_i instead of risc_clk. mohor 8332d 17h /dbg_interface/tags/sdram_test_working/
18 Reset signals are not combined any more. mohor 8335d 02h /dbg_interface/tags/sdram_test_working/
17 dbg_timescale.v changed to timescale.v This is done for the simulation of
few different cores in a single project.		 mohor 8358d 16h /dbg_interface/tags/sdram_test_working/
16 bs_chain_o port added. mohor 8360d 16h /dbg_interface/tags/sdram_test_working/
15 bs_chain_o added. mohor 8360d 17h /dbg_interface/tags/sdram_test_working/
14 Document updated. mohor 8361d 14h /dbg_interface/tags/sdram_test_working/
13 Signal names changed to lowercase. mohor 8361d 17h /dbg_interface/tags/sdram_test_working/
12 Wishbone interface added, few fixes for better performance,
hooks for boundary scan testing added.		 mohor 8362d 18h /dbg_interface/tags/sdram_test_working/
11 Changes connected to the OpenRISC access (SPR read, SPR write). mohor 8383d 13h /dbg_interface/tags/sdram_test_working/
10 First official release 1.0. mohor 8387d 17h /dbg_interface/tags/sdram_test_working/
9 Working version. Few bugs fixed, comments added. mohor 8387d 17h /dbg_interface/tags/sdram_test_working/
8 Asynchronous set/reset not used in trace any more. mohor 8388d 16h /dbg_interface/tags/sdram_test_working/
7 First official release 1.0. mohor 8388d 16h /dbg_interface/tags/sdram_test_working/
6 Minor changes for simulation. mohor 8388d 16h /dbg_interface/tags/sdram_test_working/
5 Trace fixed. Some registers changed, trace simplified. mohor 8389d 13h /dbg_interface/tags/sdram_test_working/
4 Initial official release. mohor 8394d 13h /dbg_interface/tags/sdram_test_working/
2 Initial official release. mohor 8394d 14h /dbg_interface/tags/sdram_test_working/
1 Standard project directories initialized by cvs2svn. 8394d 14h /dbg_interface/tags/sdram_test_working/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.