OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [sdram_test_working/] [rtl/] - Rev 158

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
158 root 5580d 19h /dbg_interface/tags/sdram_test_working/rtl/
49 This commit was manufactured by cvs2svn to create tag 'sdram_test_working'. 8080d 00h /dbg_interface/tags/sdram_test_working/rtl/
47 mon_cntl_o signals that controls monitor mux added. mohor 8080d 00h /dbg_interface/tags/sdram_test_working/rtl/
46 Asynchronous reset used instead of synchronous. mohor 8088d 06h /dbg_interface/tags/sdram_test_working/rtl/
45 tdo_padoen_o changed to tdo_padoe_o. Signal is active high. mohor 8095d 02h /dbg_interface/tags/sdram_test_working/rtl/
44 Signal names changed to lower case. mohor 8095d 02h /dbg_interface/tags/sdram_test_working/rtl/
43 Intentional error removed. mohor 8100d 01h /dbg_interface/tags/sdram_test_working/rtl/
42 A block for checking possible simulation/synthesis missmatch added. mohor 8100d 03h /dbg_interface/tags/sdram_test_working/rtl/
41 Function changed to logic because of some synthesis warnings. mohor 8108d 00h /dbg_interface/tags/sdram_test_working/rtl/
40 Signal tdo_padoe_o changed back to tdo_padoen_o. mohor 8122d 00h /dbg_interface/tags/sdram_test_working/rtl/
39 tdo_padoen_o changed to tdo_padoe_o. Signal was always active high, just
not named correctly.		 mohor 8123d 01h /dbg_interface/tags/sdram_test_working/rtl/
38 Few outputs for boundary scan chain added. mohor 8136d 00h /dbg_interface/tags/sdram_test_working/rtl/
37 tap_top and dbg_top modules are put into two separate modules. tap_top
contains only tap state machine and related logic. dbg_top contains all
logic necessery for debugging.		 mohor 8136d 04h /dbg_interface/tags/sdram_test_working/rtl/
36 Structure changed. Hooks for jtag chain added. mohor 8139d 23h /dbg_interface/tags/sdram_test_working/rtl/
33 LatchedJTAG_IR used when muxing TDO instead of JTAG_IR. mohor 8170d 02h /dbg_interface/tags/sdram_test_working/rtl/
32 Stupid bug that was entered by previous update fixed. mohor 8171d 01h /dbg_interface/tags/sdram_test_working/rtl/
31 trst synchronization is not needed and was removed. mohor 8171d 02h /dbg_interface/tags/sdram_test_working/rtl/
30 IDCODE bug fixed, chains reused to decreas size of core. Data is shifted-in
not filled-in. Tested in hw.		 mohor 8182d 07h /dbg_interface/tags/sdram_test_working/rtl/
28 TDO and TDO Enable signal are separated into two signals. mohor 8218d 03h /dbg_interface/tags/sdram_test_working/rtl/
27 Warnings from synthesys tools fixed. mohor 8232d 04h /dbg_interface/tags/sdram_test_working/rtl/
26 Warnings from synthesys tools fixed. mohor 8232d 05h /dbg_interface/tags/sdram_test_working/rtl/
25 trst signal is synchronized to wb_clk_i. mohor 8233d 01h /dbg_interface/tags/sdram_test_working/rtl/
23 Trace disabled by default. mohor 8240d 05h /dbg_interface/tags/sdram_test_working/rtl/
22 Register length fixed. mohor 8240d 05h /dbg_interface/tags/sdram_test_working/rtl/
21 CRC is returned when chain selection data is transmitted. mohor 8241d 01h /dbg_interface/tags/sdram_test_working/rtl/
20 Crc generation is different for read or write commands. Small synthesys fixes. mohor 8242d 04h /dbg_interface/tags/sdram_test_working/rtl/
19 Wishbone data latched on wb_clk_i instead of risc_clk. mohor 8254d 04h /dbg_interface/tags/sdram_test_working/rtl/
18 Reset signals are not combined any more. mohor 8256d 13h /dbg_interface/tags/sdram_test_working/rtl/
17 dbg_timescale.v changed to timescale.v This is done for the simulation of
few different cores in a single project.		 mohor 8280d 03h /dbg_interface/tags/sdram_test_working/rtl/
15 bs_chain_o added. mohor 8282d 04h /dbg_interface/tags/sdram_test_working/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.