OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [trunk/] - Rev 94

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
94 temp version. Resets will be changed in next version. mohor 7470d 22h /dbg_interface/trunk/
93 tmp version. mohor 7471d 23h /dbg_interface/trunk/
92 temp version. mohor 7475d 03h /dbg_interface/trunk/
91 tmp version. mohor 7475d 22h /dbg_interface/trunk/
90 tmp version. mohor 7476d 17h /dbg_interface/trunk/
89 temp4 version. mohor 7477d 23h /dbg_interface/trunk/
88 temp3 version. mohor 7478d 17h /dbg_interface/trunk/
87 tmp2 version. mohor 7479d 22h /dbg_interface/trunk/
86 Tmp version. mohor 7492d 18h /dbg_interface/trunk/
85 New directory structure. New debug interface. mohor 7492d 19h /dbg_interface/trunk/
84 Removed files that are not needed any more. mohor 7492d 19h /dbg_interface/trunk/
83 Small fix. mohor 7492d 19h /dbg_interface/trunk/
82 New directory structure. New version of the debug interface. mohor 7492d 19h /dbg_interface/trunk/
81 New directory structure. New version of the debug interface.
Files that are not needed removed.		 mohor 7492d 19h /dbg_interface/trunk/
80 New version of the debug interface. Not finished, yet. mohor 7492d 20h /dbg_interface/trunk/
77 MBIST chain connection fixed. mohor 7553d 16h /dbg_interface/trunk/
75 Simulation files. mohor 7553d 18h /dbg_interface/trunk/
74 Removed. mohor 7553d 18h /dbg_interface/trunk/
73 CRC logic changed. mohor 7553d 18h /dbg_interface/trunk/
71 Mbist support added. simons 7556d 01h /dbg_interface/trunk/
70 A pdf copy of existing doc document. simons 7563d 03h /dbg_interface/trunk/
69 WBCNTL added, multiple CPU support described. simons 7583d 16h /dbg_interface/trunk/
67 Lower two address lines must be always zero. simons 7588d 21h /dbg_interface/trunk/
65 WB_CNTL register added, some syncronization fixes. simons 7589d 20h /dbg_interface/trunk/
63 Three more chains added for cpu debug access. simons 7609d 21h /dbg_interface/trunk/
61 Lapsus fixed. simons 7637d 21h /dbg_interface/trunk/
59 Reset value for riscsel register set to 1. simons 7637d 21h /dbg_interface/trunk/
57 Multiple cpu support added. simons 7637d 22h /dbg_interface/trunk/
56 Revision 1.6. Trst changed to active high !!!. In order to be compliant with the
standard, reset needs to be negated on the upper layer.		 mohor 7904d 19h /dbg_interface/trunk/
55 Revision 1.6. Trst changed to active high !!!. In order to be compliant with the
standard, reset needs to be negated on the upper layer.		 mohor 7904d 19h /dbg_interface/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.