OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [trunk/] [bench/] [verilog/] - Rev 117

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
117 Define name changed. mohor 7483d 06h /dbg_interface/trunk/bench/verilog/
116 Data latching changed when testing WB. mohor 7483d 07h /dbg_interface/trunk/bench/verilog/
115 More debug data added. mohor 7483d 10h /dbg_interface/trunk/bench/verilog/
114 CRC generation iand verification in bench changed. mohor 7483d 12h /dbg_interface/trunk/bench/verilog/
113 IDCODE test improved. mohor 7483d 13h /dbg_interface/trunk/bench/verilog/
112 dbg_tb_defines.v not used. mohor 7484d 07h /dbg_interface/trunk/bench/verilog/
111 Define tap_defines.v added to test bench. mohor 7484d 07h /dbg_interface/trunk/bench/verilog/
110 Waiting for "ready" improved. mohor 7484d 08h /dbg_interface/trunk/bench/verilog/
102 New version. mohor 7486d 03h /dbg_interface/trunk/bench/verilog/
101 Almost finished. mohor 7486d 04h /dbg_interface/trunk/bench/verilog/
99 cpu registers added. mohor 7487d 06h /dbg_interface/trunk/bench/verilog/
96 Working. mohor 7488d 10h /dbg_interface/trunk/bench/verilog/
95 Temp version. mohor 7488d 22h /dbg_interface/trunk/bench/verilog/
93 tmp version. mohor 7490d 09h /dbg_interface/trunk/bench/verilog/
92 temp version. mohor 7493d 13h /dbg_interface/trunk/bench/verilog/
91 tmp version. mohor 7494d 08h /dbg_interface/trunk/bench/verilog/
90 tmp version. mohor 7495d 03h /dbg_interface/trunk/bench/verilog/
89 temp4 version. mohor 7496d 09h /dbg_interface/trunk/bench/verilog/
88 temp3 version. mohor 7497d 03h /dbg_interface/trunk/bench/verilog/
87 tmp2 version. mohor 7498d 08h /dbg_interface/trunk/bench/verilog/
80 New version of the debug interface. Not finished, yet. mohor 7511d 06h /dbg_interface/trunk/bench/verilog/
75 Simulation files. mohor 7572d 04h /dbg_interface/trunk/bench/verilog/
73 CRC logic changed. mohor 7572d 04h /dbg_interface/trunk/bench/verilog/
63 Three more chains added for cpu debug access. simons 7628d 07h /dbg_interface/trunk/bench/verilog/
47 mon_cntl_o signals that controls monitor mux added. mohor 8106d 06h /dbg_interface/trunk/bench/verilog/
38 Few outputs for boundary scan chain added. mohor 8162d 06h /dbg_interface/trunk/bench/verilog/
36 Structure changed. Hooks for jtag chain added. mohor 8166d 05h /dbg_interface/trunk/bench/verilog/
17 dbg_timescale.v changed to timescale.v This is done for the simulation of
few different cores in a single project.		 mohor 8306d 09h /dbg_interface/trunk/bench/verilog/
15 bs_chain_o added. mohor 8308d 10h /dbg_interface/trunk/bench/verilog/
13 Signal names changed to lowercase. mohor 8309d 10h /dbg_interface/trunk/bench/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.