OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [trunk/] [rtl/] - Rev 119

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
119 cpu_stall_o activated as soon as bp occurs. mohor 7474d 07h /dbg_interface/trunk/rtl/
117 Define name changed. mohor 7476d 03h /dbg_interface/trunk/rtl/
108 Reset values width added because of FV, a good sentence changed because some tools can not handle it. simons 7477d 09h /dbg_interface/trunk/rtl/
106 Sensitivity list updated. simons 7478d 08h /dbg_interface/trunk/rtl/
104 cpu_tall_o is set with cpu_stb_o or register. mohor 7478d 22h /dbg_interface/trunk/rtl/
102 New version. mohor 7478d 23h /dbg_interface/trunk/rtl/
101 Almost finished. mohor 7479d 00h /dbg_interface/trunk/rtl/
100 *** empty log message *** mohor 7480d 02h /dbg_interface/trunk/rtl/
99 cpu registers added. mohor 7480d 02h /dbg_interface/trunk/rtl/
97 Working. mohor 7481d 05h /dbg_interface/trunk/rtl/
95 Temp version. mohor 7481d 18h /dbg_interface/trunk/rtl/
94 temp version. Resets will be changed in next version. mohor 7482d 04h /dbg_interface/trunk/rtl/
93 tmp version. mohor 7483d 05h /dbg_interface/trunk/rtl/
92 temp version. mohor 7486d 09h /dbg_interface/trunk/rtl/
91 tmp version. mohor 7487d 04h /dbg_interface/trunk/rtl/
90 tmp version. mohor 7487d 23h /dbg_interface/trunk/rtl/
89 temp4 version. mohor 7489d 05h /dbg_interface/trunk/rtl/
88 temp3 version. mohor 7490d 00h /dbg_interface/trunk/rtl/
87 tmp2 version. mohor 7491d 05h /dbg_interface/trunk/rtl/
86 Tmp version. mohor 7504d 01h /dbg_interface/trunk/rtl/
83 Small fix. mohor 7504d 02h /dbg_interface/trunk/rtl/
82 New directory structure. New version of the debug interface. mohor 7504d 02h /dbg_interface/trunk/rtl/
81 New directory structure. New version of the debug interface.
Files that are not needed removed.
mohor 7504d 02h /dbg_interface/trunk/rtl/
77 MBIST chain connection fixed. mohor 7564d 23h /dbg_interface/trunk/rtl/
73 CRC logic changed. mohor 7565d 01h /dbg_interface/trunk/rtl/
71 Mbist support added. simons 7567d 07h /dbg_interface/trunk/rtl/
67 Lower two address lines must be always zero. simons 7600d 03h /dbg_interface/trunk/rtl/
65 WB_CNTL register added, some syncronization fixes. simons 7601d 02h /dbg_interface/trunk/rtl/
63 Three more chains added for cpu debug access. simons 7621d 03h /dbg_interface/trunk/rtl/
61 Lapsus fixed. simons 7649d 03h /dbg_interface/trunk/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.