OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [trunk/] [rtl/] [verilog/] - Rev 108

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
108 Reset values width added because of FV, a good sentence changed because some tools can not handle it. simons 7507d 12h /dbg_interface/trunk/rtl/verilog/
106 Sensitivity list updated. simons 7508d 10h /dbg_interface/trunk/rtl/verilog/
104 cpu_tall_o is set with cpu_stb_o or register. mohor 7509d 01h /dbg_interface/trunk/rtl/verilog/
102 New version. mohor 7509d 01h /dbg_interface/trunk/rtl/verilog/
101 Almost finished. mohor 7509d 02h /dbg_interface/trunk/rtl/verilog/
100 *** empty log message *** mohor 7510d 04h /dbg_interface/trunk/rtl/verilog/
99 cpu registers added. mohor 7510d 04h /dbg_interface/trunk/rtl/verilog/
97 Working. mohor 7511d 07h /dbg_interface/trunk/rtl/verilog/
95 Temp version. mohor 7511d 20h /dbg_interface/trunk/rtl/verilog/
94 temp version. Resets will be changed in next version. mohor 7512d 07h /dbg_interface/trunk/rtl/verilog/
93 tmp version. mohor 7513d 08h /dbg_interface/trunk/rtl/verilog/
92 temp version. mohor 7516d 11h /dbg_interface/trunk/rtl/verilog/
91 tmp version. mohor 7517d 06h /dbg_interface/trunk/rtl/verilog/
90 tmp version. mohor 7518d 01h /dbg_interface/trunk/rtl/verilog/
89 temp4 version. mohor 7519d 07h /dbg_interface/trunk/rtl/verilog/
88 temp3 version. mohor 7520d 02h /dbg_interface/trunk/rtl/verilog/
87 tmp2 version. mohor 7521d 07h /dbg_interface/trunk/rtl/verilog/
86 Tmp version. mohor 7534d 03h /dbg_interface/trunk/rtl/verilog/
83 Small fix. mohor 7534d 04h /dbg_interface/trunk/rtl/verilog/
82 New directory structure. New version of the debug interface. mohor 7534d 04h /dbg_interface/trunk/rtl/verilog/
81 New directory structure. New version of the debug interface.
Files that are not needed removed.		 mohor 7534d 04h /dbg_interface/trunk/rtl/verilog/
77 MBIST chain connection fixed. mohor 7595d 01h /dbg_interface/trunk/rtl/verilog/
73 CRC logic changed. mohor 7595d 03h /dbg_interface/trunk/rtl/verilog/
71 Mbist support added. simons 7597d 09h /dbg_interface/trunk/rtl/verilog/
67 Lower two address lines must be always zero. simons 7630d 05h /dbg_interface/trunk/rtl/verilog/
65 WB_CNTL register added, some syncronization fixes. simons 7631d 05h /dbg_interface/trunk/rtl/verilog/
63 Three more chains added for cpu debug access. simons 7651d 05h /dbg_interface/trunk/rtl/verilog/
61 Lapsus fixed. simons 7679d 05h /dbg_interface/trunk/rtl/verilog/
59 Reset value for riscsel register set to 1. simons 7679d 06h /dbg_interface/trunk/rtl/verilog/
57 Multiple cpu support added. simons 7679d 07h /dbg_interface/trunk/rtl/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.