OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [trunk/] [rtl/] [verilog/] - Rev 141

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
141 data_cnt_lim length changed to reduce number of warnings. igorm 7506d 10h /dbg_interface/trunk/rtl/verilog/
139 New release of the debug interface (3rd. release). igorm 7509d 04h /dbg_interface/trunk/rtl/verilog/
138 Temp version before changing dbg interface. igorm 7515d 07h /dbg_interface/trunk/rtl/verilog/
128 Defines WISHBONE_SUPPORTED and CPU_SUPPORTED added. By default both are
turned on.		 mohor 7567d 14h /dbg_interface/trunk/rtl/verilog/
123 All flipflops are reset. mohor 7572d 10h /dbg_interface/trunk/rtl/verilog/
121 Port signals are all set to zero after reset. mohor 7575d 10h /dbg_interface/trunk/rtl/verilog/
119 cpu_stall_o activated as soon as bp occurs. mohor 7575d 14h /dbg_interface/trunk/rtl/verilog/
117 Define name changed. mohor 7577d 10h /dbg_interface/trunk/rtl/verilog/
108 Reset values width added because of FV, a good sentence changed because some tools can not handle it. simons 7578d 17h /dbg_interface/trunk/rtl/verilog/
106 Sensitivity list updated. simons 7579d 15h /dbg_interface/trunk/rtl/verilog/
104 cpu_tall_o is set with cpu_stb_o or register. mohor 7580d 05h /dbg_interface/trunk/rtl/verilog/
102 New version. mohor 7580d 06h /dbg_interface/trunk/rtl/verilog/
101 Almost finished. mohor 7580d 07h /dbg_interface/trunk/rtl/verilog/
100 *** empty log message *** mohor 7581d 09h /dbg_interface/trunk/rtl/verilog/
99 cpu registers added. mohor 7581d 09h /dbg_interface/trunk/rtl/verilog/
97 Working. mohor 7582d 12h /dbg_interface/trunk/rtl/verilog/
95 Temp version. mohor 7583d 01h /dbg_interface/trunk/rtl/verilog/
94 temp version. Resets will be changed in next version. mohor 7583d 12h /dbg_interface/trunk/rtl/verilog/
93 tmp version. mohor 7584d 13h /dbg_interface/trunk/rtl/verilog/
92 temp version. mohor 7587d 16h /dbg_interface/trunk/rtl/verilog/
91 tmp version. mohor 7588d 11h /dbg_interface/trunk/rtl/verilog/
90 tmp version. mohor 7589d 06h /dbg_interface/trunk/rtl/verilog/
89 temp4 version. mohor 7590d 12h /dbg_interface/trunk/rtl/verilog/
88 temp3 version. mohor 7591d 07h /dbg_interface/trunk/rtl/verilog/
87 tmp2 version. mohor 7592d 12h /dbg_interface/trunk/rtl/verilog/
86 Tmp version. mohor 7605d 08h /dbg_interface/trunk/rtl/verilog/
83 Small fix. mohor 7605d 09h /dbg_interface/trunk/rtl/verilog/
82 New directory structure. New version of the debug interface. mohor 7605d 09h /dbg_interface/trunk/rtl/verilog/
81 New directory structure. New version of the debug interface.
Files that are not needed removed.		 mohor 7605d 09h /dbg_interface/trunk/rtl/verilog/
77 MBIST chain connection fixed. mohor 7666d 06h /dbg_interface/trunk/rtl/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.