OpenCores
URL https://opencores.org/ocsvn/eco32/eco32/trunk

Subversion Repositories eco32

[/] [eco32/] - Rev 144

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
144 hwtests: tmrtest README hellwig 3739d 10h /eco32/
143 hwtests: brtest README hellwig 3739d 14h /eco32/
142 hwtests: serial README hellwig 3739d 16h /eco32/
141 hwtests: shtest README hellwig 3739d 16h /eco32/
140 hwtests: memtest2 README hellwig 3739d 18h /eco32/
139 hwtests: memtest2 README hellwig 3739d 20h /eco32/
138 hwtests: memtest1 README hellwig 3739d 23h /eco32/
137 hwtests: ldtest README hellwig 3739d 23h /eco32/
136 hwtests: looptest README hellwig 3740d 00h /eco32/
135 hwtests: serial/sertest README hellwig 3740d 08h /eco32/
134 hwtests: serial/pc2fpfa README hellwig 3740d 09h /eco32/
133 hwtests: serial/fpga2pc README hellwig 3740d 10h /eco32/
132 hwtests: serial hellwig 3740d 17h /eco32/
131 TODO updated hellwig 3740d 20h /eco32/
130 doc/history updated hellwig 3752d 00h /eco32/
129 hardware: clock/reset update hellwig 3752d 22h /eco32/
128 hardware: clock/reset update hellwig 3752d 23h /eco32/
127 hardware: clock/reset update hellwig 3753d 09h /eco32/
126 hardware: ram pin ordering hellwig 3753d 21h /eco32/
125 hardware: cpu external pin ordering hellwig 3753d 22h /eco32/
124 hardware: busctrl source formatted hellwig 3754d 07h /eco32/
123 hardware: dsp now equivalent to port-15 hellwig 3754d 09h /eco32/
122 hardware: in sdramcntl.v signal added to sensitivity list hellwig 3754d 16h /eco32/
121 hardware: dsk source formatted hellwig 3754d 20h /eco32/
120 hardware: in cpu/sregs change signal names di->din, do->dout hellwig 3754d 21h /eco32/
119 hardware: ram now equivalent to port-15 hellwig 3755d 08h /eco32/
118 hardware: rom now equivalent to port-15 hellwig 3755d 21h /eco32/
117 hardware: ser now equal to port-15 hellwig 3756d 15h /eco32/
116 hardware: kbd now equal to port-15 hellwig 3756d 17h /eco32/
115 binutils: correct types in ar hellwig 3756d 22h /eco32/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.