OpenCores
URL https://opencores.org/ocsvn/eco32/eco32/trunk

Subversion Repositories eco32

[/] [eco32/] - Rev 320

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
320 README updated hellwig 3207d 17h /eco32/
319 memory controller 2, FPGA realization hellwig 3207d 21h /eco32/
318 memory controller 1, FPGA realization hellwig 3207d 21h /eco32/
317 README updated hellwig 3208d 12h /eco32/
316 README added hellwig 3208d 16h /eco32/
315 README added hellwig 3208d 16h /eco32/
314 memory controller simulation 2 hellwig 3208d 18h /eco32/
313 memory controller simulation 1 hellwig 3208d 19h /eco32/
312 memory controller simulation 0 hellwig 3208d 20h /eco32/
311 README updated hellwig 3208d 22h /eco32/
310 verilated mc implementation with and without trace hellwig 3209d 18h /eco32/
309 multicycle simulation of ECO32, using Verilator hellwig 3210d 18h /eco32/
308 multicycle design, suitable for being verilated hellwig 3210d 22h /eco32/
307 several tests got duration.dat files hellwig 3211d 12h /eco32/
306 tool to show display output added hellwig 3211d 19h /eco32/
305 tool to show serial output added hellwig 3211d 20h /eco32/
304 Makefile updated hellwig 3214d 07h /eco32/
303 multicycle simulation control files added hellwig 3214d 07h /eco32/
302 tests updated hellwig 3214d 12h /eco32/
301 multicycle simulation source files added hellwig 3214d 19h /eco32/
300 memdelay experiment code looking better now hellwig 3214d 19h /eco32/
299 s3e-500 dac simulation corrected hellwig 3214d 20h /eco32/
298 xsa-xst-3 dac simulation corrected hellwig 3214d 21h /eco32/
297 memdelay experiment added hellwig 3214d 22h /eco32/
296 memspeed experiment added hellwig 3215d 10h /eco32/
295 tests for FPGA implementations hellwig 3215d 21h /eco32/
294 avoid ptrdiff_t warning in cpp, again hellwig 3217d 07h /eco32/
293 avoid ptrdiff_t warning in cpp hellwig 3217d 07h /eco32/
292 directory structure for FPGA implementations and simulations hellwig 3217d 12h /eco32/
291 avoid timing violations in DDR RAM circuit, new .bit files generated hellwig 3217d 13h /eco32/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.