OpenCores
URL https://opencores.org/ocsvn/eco32/eco32/trunk

Subversion Repositories eco32

[/] [eco32/] - Rev 98

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
98 README for standalone programs corrected hellwig 3777d 16h /eco32/
97 README for standalone programs added hellwig 3777d 20h /eco32/
96 standalone program memsize executable at 0xC0010000 hellwig 3777d 20h /eco32/
95 standalone program hello2 executable at 0xC0010000 hellwig 3777d 20h /eco32/
94 standalone program hello executable at 0xC0010000 hellwig 3777d 20h /eco32/
93 compiler: -Wo-kernel relocates code to 0xC0010000 hellwig 3778d 20h /eco32/
92 compiler: -Wo-kernel relocates code to 0xC0010000 hellwig 3778d 20h /eco32/
91 simulator: -a sets load address for -l in command line hellwig 3778d 23h /eco32/
90 EOS32 boot update hellwig 3779d 13h /eco32/
89 EOS32 boot update hellwig 3779d 21h /eco32/
88 monitor: do not set sp on bootstrap hellwig 3779d 22h /eco32/
87 disk: master boot made compatible with monitor hellwig 3780d 17h /eco32/
86 disk: master boot made compatible with monitor hellwig 3781d 08h /eco32/
85 monitor: bootstrap parameters modified hellwig 3781d 16h /eco32/
84 monitor: bad address register added hellwig 3781d 23h /eco32/
83 simulator: individual help messages hellwig 3782d 12h /eco32/
82 simulator: change command @ -> #, better help for commands hellwig 3782d 13h /eco32/
81 hardware: cpu now has a bad address register hellwig 3782d 22h /eco32/
80 hwtests/xcptest now tests the bad address register too hellwig 3782d 23h /eco32/
79 hwtests (kbd): second timer added hellwig 3783d 14h /eco32/
78 simulator: tlbBadAddr register is now called mmuBadAddr hellwig 3784d 16h /eco32/
77 hardware: ucf file re-formatted hellwig 3785d 19h /eco32/
76 AUTHORS update hellwig 3786d 11h /eco32/
75 hardware: cpu now equal to port-15 hellwig 3786d 11h /eco32/
74 when simulating the system include a console hellwig 3786d 16h /eco32/
73 use xess monitor when simulating the system hellwig 3786d 17h /eco32/
72 simulator: IRQ 0-3 explanation changed hellwig 3786d 19h /eco32/
71 simulator: IRQ 15 explanation added hellwig 3786d 20h /eco32/
70 hardware: two timers hellwig 3787d 12h /eco32/
69 hardware: timer counts clock cycles, counter is readable hellwig 3787d 15h /eco32/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.