OpenCores
URL https://opencores.org/ocsvn/eco32/eco32/trunk

Subversion Repositories eco32

[/] [eco32/] [trunk/] [fpga/] - Rev 215

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
215 organizing hardware hellwig 3584d 00h /eco32/trunk/fpga/
204 changed TLB behavior on tbs instructions hellwig 3595d 19h /eco32/trunk/fpga/
197 IDE interface byte-order problem solved hellwig 3604d 21h /eco32/trunk/fpga/
192 board I/O for XSA board hellwig 3607d 17h /eco32/trunk/fpga/
191 board I/O for XSA board hellwig 3607d 19h /eco32/trunk/fpga/
190 board-specific I/O module added hellwig 3608d 00h /eco32/trunk/fpga/
181 hardware got BadAccess register; synthesizer result eco32.bit now included hellwig 3613d 16h /eco32/trunk/fpga/
129 hardware: clock/reset update hellwig 3768d 00h /eco32/trunk/fpga/
128 hardware: clock/reset update hellwig 3768d 00h /eco32/trunk/fpga/
127 hardware: clock/reset update hellwig 3768d 11h /eco32/trunk/fpga/
126 hardware: ram pin ordering hellwig 3768d 22h /eco32/trunk/fpga/
125 hardware: cpu external pin ordering hellwig 3768d 23h /eco32/trunk/fpga/
124 hardware: busctrl source formatted hellwig 3769d 08h /eco32/trunk/fpga/
123 hardware: dsp now equivalent to port-15 hellwig 3769d 11h /eco32/trunk/fpga/
122 hardware: in sdramcntl.v signal added to sensitivity list hellwig 3769d 17h /eco32/trunk/fpga/
121 hardware: dsk source formatted hellwig 3769d 21h /eco32/trunk/fpga/
120 hardware: in cpu/sregs change signal names di->din, do->dout hellwig 3769d 23h /eco32/trunk/fpga/
119 hardware: ram now equivalent to port-15 hellwig 3770d 09h /eco32/trunk/fpga/
118 hardware: rom now equivalent to port-15 hellwig 3770d 22h /eco32/trunk/fpga/
117 hardware: ser now equal to port-15 hellwig 3771d 17h /eco32/trunk/fpga/
116 hardware: kbd now equal to port-15 hellwig 3771d 18h /eco32/trunk/fpga/
81 hardware: cpu now has a bad address register hellwig 3785d 01h /eco32/trunk/fpga/
77 hardware: ucf file re-formatted hellwig 3787d 23h /eco32/trunk/fpga/
75 hardware: cpu now equal to port-15 hellwig 3788d 14h /eco32/trunk/fpga/
70 hardware: two timers hellwig 3789d 15h /eco32/trunk/fpga/
69 hardware: timer counts clock cycles, counter is readable hellwig 3789d 18h /eco32/trunk/fpga/
68 hardware: timer now equal to port-15 hellwig 3789d 21h /eco32/trunk/fpga/
67 fpga implementation update hellwig 3790d 00h /eco32/trunk/fpga/
33 ISE project file again hellwig 3794d 18h /eco32/trunk/fpga/
32 fpga config & startup options hellwig 3794d 19h /eco32/trunk/fpga/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.