OpenCores
URL https://opencores.org/ocsvn/eco32/eco32/trunk

Subversion Repositories eco32

[/] [eco32/] [trunk/] [fpga/] - Rev 318

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
318 memory controller 1, FPGA realization hellwig 3241d 11h /eco32/trunk/fpga/
317 README updated hellwig 3242d 02h /eco32/trunk/fpga/
316 README added hellwig 3242d 05h /eco32/trunk/fpga/
315 README added hellwig 3242d 06h /eco32/trunk/fpga/
314 memory controller simulation 2 hellwig 3242d 07h /eco32/trunk/fpga/
313 memory controller simulation 1 hellwig 3242d 09h /eco32/trunk/fpga/
312 memory controller simulation 0 hellwig 3242d 10h /eco32/trunk/fpga/
311 README updated hellwig 3242d 11h /eco32/trunk/fpga/
310 verilated mc implementation with and without trace hellwig 3243d 08h /eco32/trunk/fpga/
309 multicycle simulation of ECO32, using Verilator hellwig 3244d 08h /eco32/trunk/fpga/
308 multicycle design, suitable for being verilated hellwig 3244d 12h /eco32/trunk/fpga/
307 several tests got duration.dat files hellwig 3245d 02h /eco32/trunk/fpga/
304 Makefile updated hellwig 3247d 20h /eco32/trunk/fpga/
303 multicycle simulation control files added hellwig 3247d 21h /eco32/trunk/fpga/
302 tests updated hellwig 3248d 01h /eco32/trunk/fpga/
301 multicycle simulation source files added hellwig 3248d 09h /eco32/trunk/fpga/
300 memdelay experiment code looking better now hellwig 3248d 09h /eco32/trunk/fpga/
299 s3e-500 dac simulation corrected hellwig 3248d 10h /eco32/trunk/fpga/
298 xsa-xst-3 dac simulation corrected hellwig 3248d 11h /eco32/trunk/fpga/
297 memdelay experiment added hellwig 3248d 12h /eco32/trunk/fpga/
296 memspeed experiment added hellwig 3249d 00h /eco32/trunk/fpga/
295 tests for FPGA implementations hellwig 3249d 11h /eco32/trunk/fpga/
292 directory structure for FPGA implementations and simulations hellwig 3251d 02h /eco32/trunk/fpga/
291 avoid timing violations in DDR RAM circuit, new .bit files generated hellwig 3251d 03h /eco32/trunk/fpga/
290 Wishbone-compatible bus signals hellwig 3253d 03h /eco32/trunk/fpga/
289 new directory structure within fpga hellwig 3254d 00h /eco32/trunk/fpga/
288 new directory structure within fpga hellwig 3254d 01h /eco32/trunk/fpga/
287 new directory structure within fpga hellwig 3254d 01h /eco32/trunk/fpga/
242 monitor for Digilent board honors console I/O switch setting hellwig 3566d 20h /eco32/trunk/fpga/
241 flashing the parallel ROM on the s3e starter kit board hellwig 3567d 09h /eco32/trunk/fpga/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.