OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [branches/] [unneback/] - Rev 346

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
346 Updated project location olof 4703d 22h /ethmac/branches/unneback/
345 Temporarily disable failing tests olof 4704d 00h /ethmac/branches/unneback/
344 bit 9 in phy control register is self clearing olof 4710d 02h /ethmac/branches/unneback/
343 Address miss should not be asserted on short frames olof 4713d 22h /ethmac/branches/unneback/
342 Added cast to avoid inequality when comparing different data types olof 4713d 22h /ethmac/branches/unneback/
341 Reset AdressMiss signal on new frames to prevent reporting the old status if new frame is short olof 4713d 22h /ethmac/branches/unneback/
340 Don't fail if log dir already exists olof 4714d 20h /ethmac/branches/unneback/
339 Added basic support for Icarus Verilog olof 4715d 19h /ethmac/branches/unneback/
338 root 5508d 01h /ethmac/branches/unneback/
335 New directory structure. root 5565d 06h /ethmac/branches/unneback/
334 Minor fixes for Icarus simulator. igorm 7013d 08h /ethmac/branches/unneback/
333 Some small fixes + some troubles fixed. igorm 7013d 20h /ethmac/branches/unneback/
332 Case statement improved for synthesys. igorm 7027d 01h /ethmac/branches/unneback/
331 Tests for delayed CRC and defer indication added. igorm 7042d 03h /ethmac/branches/unneback/
330 Warning fixes. igorm 7042d 03h /ethmac/branches/unneback/
329 Defer indication fixed. igorm 7042d 04h /ethmac/branches/unneback/
328 Delayed CRC fixed. igorm 7042d 05h /ethmac/branches/unneback/
327 Defer indication fixed. igorm 7042d 05h /ethmac/branches/unneback/
326 Delayed CRC fixed. igorm 7042d 05h /ethmac/branches/unneback/
325 Defer indication fixed. igorm 7042d 05h /ethmac/branches/unneback/
323 Accidently deleted line put back. igorm 7339d 05h /ethmac/branches/unneback/
321 - Bug connected to the TX_BD_NUM_Wr signal fixed (bug came in with the
previous update of the core.
- TxBDAddress is set to 0 after the TX is enabled in the MODER register.
- RxBDAddress is set to r_TxBDNum<<1 after the RX is enabled in the MODER
register. (thanks to Mathias and Torbjorn)
- Multicast reception was fixed. Thanks to Ulrich Gries		 igorm 7343d 01h /ethmac/branches/unneback/
320 TX_BD_NUM_Wr error fixed. Error was entered with the last check-in. igorm 7343d 04h /ethmac/branches/unneback/
319 Latest Ethernet IP core testbench. tadejm 7374d 00h /ethmac/branches/unneback/
318 Latest Ethernet IP core testbench. tadejm 7374d 00h /ethmac/branches/unneback/
317 Multicast detection fixed. Only the LSB of the first byte is checked. igorm 7383d 06h /ethmac/branches/unneback/
315 Updated testbench. Some more testcases, some repaired. tadejm 7486d 03h /ethmac/branches/unneback/
312 Corrected address mismatch for xilinx RAMB4_S8 model which has wider address than RAMB4_S16. tadejm 7486d 03h /ethmac/branches/unneback/
311 Update script for running different file list files for different RAM models. tadejm 7486d 03h /ethmac/branches/unneback/
310 More signals. tadejm 7486d 03h /ethmac/branches/unneback/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.