OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [branches/] [unneback/] - Rev 96

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
96 Any address can be used for Tx and Rx BD pointers. Address does not need
to be aligned.		 mohor 8130d 21h /ethmac/branches/unneback/
95 md_padoen_o changed to md_padoe_o. Signal was always active high, just
name was incorrect.		 mohor 8131d 00h /ethmac/branches/unneback/
94 When clear and read/write are active at the same time, cnt and pointers are
set to 1.		 mohor 8131d 00h /ethmac/branches/unneback/
93 When in promiscous mode some frames were not received correctly. Fixed. mohor 8135d 22h /ethmac/branches/unneback/
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.		 mohor 8137d 01h /ethmac/branches/unneback/
91 Comments in Slovene language removed. mohor 8137d 01h /ethmac/branches/unneback/
90 casex changed with case, fifo reset changed. mohor 8137d 01h /ethmac/branches/unneback/
89 TX_BD_NUM, MAC_ADDR0 and MAC_ADDR1 register description
changed.		 mohor 8140d 23h /ethmac/branches/unneback/
88 rx_fifo was not always cleared ok. Fixed. mohor 8146d 22h /ethmac/branches/unneback/
87 Status was not latched correctly sometimes. Fixed. mohor 8147d 00h /ethmac/branches/unneback/
86 Big Endian problem when sending frames fixed. mohor 8148d 07h /ethmac/branches/unneback/
85 Log info was missing. mohor 8153d 17h /ethmac/branches/unneback/
84 LinkFail signal was not latching appropriate bit. mohor 8153d 17h /ethmac/branches/unneback/
83 MAC address recognition was not correct (bytes swaped). mohor 8153d 17h /ethmac/branches/unneback/
82 Byte ordering changed (Big Endian used). casex changed with case because
Xilinx Foundation had problems. Tested in HW. It WORKS.		 mohor 8153d 18h /ethmac/branches/unneback/
81 Typos fixed, INT_SOURCE and INT_MASK registers changed. mohor 8153d 19h /ethmac/branches/unneback/
80 Small fixes for external/internal DMA missmatches. mohor 8157d 21h /ethmac/branches/unneback/
79 RetryCntLatched was unused and removed from design mohor 8157d 21h /ethmac/branches/unneback/
78 WB_SEL_I was unused and removed from design mohor 8157d 21h /ethmac/branches/unneback/
77 Interrupts changed mohor 8157d 21h /ethmac/branches/unneback/
76 Interrupts changed in the top file mohor 8157d 21h /ethmac/branches/unneback/
75 r_Bro is used for accepting/denying frames mohor 8157d 21h /ethmac/branches/unneback/
74 Reset values are passed to registers through parameters mohor 8157d 21h /ethmac/branches/unneback/
73 Number of interrupts changed mohor 8157d 21h /ethmac/branches/unneback/
72 Retry is not activated when a Tx Underrun occured mohor 8162d 01h /ethmac/branches/unneback/
71 Address recognition system added. Buffer Descriptors changed. DMA section
changed. Ports changed.		 mohor 8166d 02h /ethmac/branches/unneback/
70 Small fixes. mohor 8166d 03h /ethmac/branches/unneback/
69 Define missmatch fixed. mohor 8167d 00h /ethmac/branches/unneback/
68 Registered trimmed. Unused registers removed. mohor 8168d 00h /ethmac/branches/unneback/
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8168d 01h /ethmac/branches/unneback/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.