OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [branches/] [unneback/] [rtl/] - Rev 346

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
346 Updated project location olof 4712d 01h /ethmac/branches/unneback/rtl/
341 Reset AdressMiss signal on new frames to prevent reporting the old status if new frame is short olof 4722d 01h /ethmac/branches/unneback/rtl/
338 root 5516d 03h /ethmac/branches/unneback/rtl/
335 New directory structure. root 5573d 09h /ethmac/branches/unneback/rtl/
333 Some small fixes + some troubles fixed. igorm 7021d 23h /ethmac/branches/unneback/rtl/
332 Case statement improved for synthesys. igorm 7035d 04h /ethmac/branches/unneback/rtl/
330 Warning fixes. igorm 7050d 06h /ethmac/branches/unneback/rtl/
329 Defer indication fixed. igorm 7050d 07h /ethmac/branches/unneback/rtl/
328 Delayed CRC fixed. igorm 7050d 07h /ethmac/branches/unneback/rtl/
327 Defer indication fixed. igorm 7050d 08h /ethmac/branches/unneback/rtl/
326 Delayed CRC fixed. igorm 7050d 08h /ethmac/branches/unneback/rtl/
325 Defer indication fixed. igorm 7050d 08h /ethmac/branches/unneback/rtl/
323 Accidently deleted line put back. igorm 7347d 08h /ethmac/branches/unneback/rtl/
321 - Bug connected to the TX_BD_NUM_Wr signal fixed (bug came in with the
previous update of the core.
- TxBDAddress is set to 0 after the TX is enabled in the MODER register.
- RxBDAddress is set to r_TxBDNum<<1 after the RX is enabled in the MODER
register. (thanks to Mathias and Torbjorn)
- Multicast reception was fixed. Thanks to Ulrich Gries		 igorm 7351d 03h /ethmac/branches/unneback/rtl/
320 TX_BD_NUM_Wr error fixed. Error was entered with the last check-in. igorm 7351d 07h /ethmac/branches/unneback/rtl/
317 Multicast detection fixed. Only the LSB of the first byte is checked. igorm 7391d 09h /ethmac/branches/unneback/rtl/
312 Corrected address mismatch for xilinx RAMB4_S8 model which has wider address than RAMB4_S16. tadejm 7494d 06h /ethmac/branches/unneback/rtl/
306 Lapsus fixed (!we -> ~we). simons 7495d 04h /ethmac/branches/unneback/rtl/
304 WISHBONE slave changed and tested from only 32-bit accesss to byte access. tadejm 7517d 00h /ethmac/branches/unneback/rtl/
302 mbist signals updated according to newest convention markom 7543d 11h /ethmac/branches/unneback/rtl/
301 Update RxEnSync only when mrxdv_pad_i is inactive (LOW). knguyen 7554d 03h /ethmac/branches/unneback/rtl/
297 Artisan ram instance added. simons 7607d 02h /ethmac/branches/unneback/rtl/
288 This file was not part of the RTL before, but it should be here. simons 7643d 04h /ethmac/branches/unneback/rtl/
286 Define file in eth_cop.v is changed to eth_defines.v. Some defines were
moved from tb_eth_defines.v to eth_defines.v.		 mohor 7669d 07h /ethmac/branches/unneback/rtl/
285 Binary operator used instead of unary (xnor). mohor 7669d 07h /ethmac/branches/unneback/rtl/
284 Busy was set 2 cycles too late. Reported by Dennis Scott. mohor 7697d 09h /ethmac/branches/unneback/rtl/
283 RxBDAddress was updated also when value to r_TxBDNum was written with
greater value than allowed.		 mohor 7725d 02h /ethmac/branches/unneback/rtl/
280 Reset has priority in some flipflops. mohor 7803d 04h /ethmac/branches/unneback/rtl/
278 A new bug (entered with previous update) fixed. When abort occured sometimes
data transmission was blocked.		 mohor 7803d 05h /ethmac/branches/unneback/rtl/
277 When padding was enabled and crc disabled, frame was not ended correctly. mohor 7803d 05h /ethmac/branches/unneback/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.