OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [branches/] [unneback/] [rtl/] [verilog/] - Rev 363

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
363 quartus project files unneback 4700d 09h /ethmac/branches/unneback/rtl/verilog/
362 added Makefiles to build project unneback 4700d 09h /ethmac/branches/unneback/rtl/verilog/
361 created branch unneback unneback 4700d 10h /ethmac/branches/unneback/rtl/verilog/
352 Removed delayed assignments from rtl code olof 4711d 11h /ethmac/branches/unneback/rtl/verilog/
351 Turn defines into parameters in eth_cop olof 4720d 01h /ethmac/branches/unneback/rtl/verilog/
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 4720d 01h /ethmac/branches/unneback/rtl/verilog/
349 Make all parameters configurable from top level olof 4721d 02h /ethmac/branches/unneback/rtl/verilog/
346 Updated project location olof 4722d 04h /ethmac/branches/unneback/rtl/verilog/
341 Reset AdressMiss signal on new frames to prevent reporting the old status if new frame is short olof 4732d 04h /ethmac/branches/unneback/rtl/verilog/
338 root 5526d 06h /ethmac/branches/unneback/rtl/verilog/
335 New directory structure. root 5583d 11h /ethmac/branches/unneback/rtl/verilog/
333 Some small fixes + some troubles fixed. igorm 7032d 01h /ethmac/branches/unneback/rtl/verilog/
332 Case statement improved for synthesys. igorm 7045d 07h /ethmac/branches/unneback/rtl/verilog/
330 Warning fixes. igorm 7060d 09h /ethmac/branches/unneback/rtl/verilog/
329 Defer indication fixed. igorm 7060d 10h /ethmac/branches/unneback/rtl/verilog/
328 Delayed CRC fixed. igorm 7060d 10h /ethmac/branches/unneback/rtl/verilog/
327 Defer indication fixed. igorm 7060d 10h /ethmac/branches/unneback/rtl/verilog/
326 Delayed CRC fixed. igorm 7060d 10h /ethmac/branches/unneback/rtl/verilog/
325 Defer indication fixed. igorm 7060d 11h /ethmac/branches/unneback/rtl/verilog/
323 Accidently deleted line put back. igorm 7357d 11h /ethmac/branches/unneback/rtl/verilog/
321 - Bug connected to the TX_BD_NUM_Wr signal fixed (bug came in with the
previous update of the core.
- TxBDAddress is set to 0 after the TX is enabled in the MODER register.
- RxBDAddress is set to r_TxBDNum<<1 after the RX is enabled in the MODER
register. (thanks to Mathias and Torbjorn)
- Multicast reception was fixed. Thanks to Ulrich Gries		 igorm 7361d 06h /ethmac/branches/unneback/rtl/verilog/
320 TX_BD_NUM_Wr error fixed. Error was entered with the last check-in. igorm 7361d 10h /ethmac/branches/unneback/rtl/verilog/
317 Multicast detection fixed. Only the LSB of the first byte is checked. igorm 7401d 12h /ethmac/branches/unneback/rtl/verilog/
312 Corrected address mismatch for xilinx RAMB4_S8 model which has wider address than RAMB4_S16. tadejm 7504d 09h /ethmac/branches/unneback/rtl/verilog/
306 Lapsus fixed (!we -> ~we). simons 7505d 06h /ethmac/branches/unneback/rtl/verilog/
304 WISHBONE slave changed and tested from only 32-bit accesss to byte access. tadejm 7527d 03h /ethmac/branches/unneback/rtl/verilog/
302 mbist signals updated according to newest convention markom 7553d 14h /ethmac/branches/unneback/rtl/verilog/
301 Update RxEnSync only when mrxdv_pad_i is inactive (LOW). knguyen 7564d 06h /ethmac/branches/unneback/rtl/verilog/
297 Artisan ram instance added. simons 7617d 05h /ethmac/branches/unneback/rtl/verilog/
288 This file was not part of the RTL before, but it should be here. simons 7653d 07h /ethmac/branches/unneback/rtl/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.