OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [branches/] [unneback/] [rtl/] [verilog/] - Rev 64

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
64 Status was not written correctly when frames were discarted because of
address mismatch.		 mohor 8164d 03h /ethmac/branches/unneback/rtl/verilog/
63 RxAbort is connected differently. mohor 8164d 06h /ethmac/branches/unneback/rtl/verilog/
62 RxAbort is an output. No need to have is declared as wire. mohor 8164d 06h /ethmac/branches/unneback/rtl/verilog/
61 RxStartFrm cleared when abort or retry comes. mohor 8164d 07h /ethmac/branches/unneback/rtl/verilog/
60 Changes that were lost when updating from 1.5 to 1.8 fixed. mohor 8164d 08h /ethmac/branches/unneback/rtl/verilog/
59 Changes that were lost when updating from 1.11 to 1.14 fixed. mohor 8164d 08h /ethmac/branches/unneback/rtl/verilog/
58 File format changed. mohor 8164d 08h /ethmac/branches/unneback/rtl/verilog/
57 Format of the file changed a bit. mohor 8164d 09h /ethmac/branches/unneback/rtl/verilog/
56 File format fixed a bit. mohor 8164d 09h /ethmac/branches/unneback/rtl/verilog/
55 Changed that were lost with last update put back to the file. mohor 8164d 09h /ethmac/branches/unneback/rtl/verilog/
54 Addition of new module eth_addrcheck.v billditt 8164d 23h /ethmac/branches/unneback/rtl/verilog/
53 Addition of new module eth_addrcheck.v billditt 8164d 23h /ethmac/branches/unneback/rtl/verilog/
52 Modified for Address Checking,
addition of eth_addrcheck.v		 billditt 8164d 23h /ethmac/branches/unneback/rtl/verilog/
50 checks destination address for Unicast, Multicast and Broadcast ops billditt 8165d 01h /ethmac/branches/unneback/rtl/verilog/
48 RxOverRun added to statuses. mohor 8167d 03h /ethmac/branches/unneback/rtl/verilog/
47 HASH0 and HASH1 registers added. Registers address width was
changed to 8 bits.		 mohor 8167d 03h /ethmac/branches/unneback/rtl/verilog/
46 HASH0 and HASH1 registers added. mohor 8167d 03h /ethmac/branches/unneback/rtl/verilog/
43 Tx status is written back to the BD. mohor 8168d 10h /ethmac/branches/unneback/rtl/verilog/
42 Rx status is written back to the BD. mohor 8171d 03h /ethmac/branches/unneback/rtl/verilog/
41 non-DMA host interface added. Select the right configutation in eth_defines. mohor 8173d 06h /ethmac/branches/unneback/rtl/verilog/
40 Both rx and tx part are finished. Tested with wb_clk_i between 10 and 200
MHz. Statuses, overrun, control frame transmission and reception still need
to be fixed.		 mohor 8174d 03h /ethmac/branches/unneback/rtl/verilog/
39 Tx part finished. TxStatus needs to be fixed. Pause request needs to be
added.		 mohor 8178d 07h /ethmac/branches/unneback/rtl/verilog/
38 Initial version. Equals to eth_wishbonedma.v at this moment. mohor 8187d 09h /ethmac/branches/unneback/rtl/verilog/
37 Link in the header changed. mohor 8187d 09h /ethmac/branches/unneback/rtl/verilog/
34 RX_BD_NUM changed to TX_BD_NUM (holds number of TX descriptors
instead of the number of RX descriptors).		 mohor 8236d 05h /ethmac/branches/unneback/rtl/verilog/
33 ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead. mohor 8236d 09h /ethmac/branches/unneback/rtl/verilog/
32 ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead. mohor 8236d 09h /ethmac/branches/unneback/rtl/verilog/
29 Generic memory model is used. Defines are changed for the same reason. mohor 8258d 05h /ethmac/branches/unneback/rtl/verilog/
24 Log file added. mohor 8283d 08h /ethmac/branches/unneback/rtl/verilog/
23 Number of addresses (wb_adr_i) minimized. mohor 8283d 08h /ethmac/branches/unneback/rtl/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.