OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [asyst_2/] [rtl/] [verilog/] - Rev 93

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
93 When in promiscous mode some frames were not received correctly. Fixed. mohor 8118d 16h /ethmac/tags/asyst_2/rtl/verilog/
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.		 mohor 8119d 18h /ethmac/tags/asyst_2/rtl/verilog/
91 Comments in Slovene language removed. mohor 8119d 18h /ethmac/tags/asyst_2/rtl/verilog/
90 casex changed with case, fifo reset changed. mohor 8119d 18h /ethmac/tags/asyst_2/rtl/verilog/
88 rx_fifo was not always cleared ok. Fixed. mohor 8129d 15h /ethmac/tags/asyst_2/rtl/verilog/
87 Status was not latched correctly sometimes. Fixed. mohor 8129d 17h /ethmac/tags/asyst_2/rtl/verilog/
86 Big Endian problem when sending frames fixed. mohor 8131d 00h /ethmac/tags/asyst_2/rtl/verilog/
85 Log info was missing. mohor 8136d 10h /ethmac/tags/asyst_2/rtl/verilog/
84 LinkFail signal was not latching appropriate bit. mohor 8136d 10h /ethmac/tags/asyst_2/rtl/verilog/
83 MAC address recognition was not correct (bytes swaped). mohor 8136d 10h /ethmac/tags/asyst_2/rtl/verilog/
82 Byte ordering changed (Big Endian used). casex changed with case because
Xilinx Foundation had problems. Tested in HW. It WORKS.		 mohor 8136d 12h /ethmac/tags/asyst_2/rtl/verilog/
80 Small fixes for external/internal DMA missmatches. mohor 8140d 14h /ethmac/tags/asyst_2/rtl/verilog/
79 RetryCntLatched was unused and removed from design mohor 8140d 14h /ethmac/tags/asyst_2/rtl/verilog/
78 WB_SEL_I was unused and removed from design mohor 8140d 15h /ethmac/tags/asyst_2/rtl/verilog/
77 Interrupts changed mohor 8140d 15h /ethmac/tags/asyst_2/rtl/verilog/
76 Interrupts changed in the top file mohor 8140d 15h /ethmac/tags/asyst_2/rtl/verilog/
75 r_Bro is used for accepting/denying frames mohor 8140d 15h /ethmac/tags/asyst_2/rtl/verilog/
74 Reset values are passed to registers through parameters mohor 8140d 15h /ethmac/tags/asyst_2/rtl/verilog/
73 Number of interrupts changed mohor 8140d 15h /ethmac/tags/asyst_2/rtl/verilog/
72 Retry is not activated when a Tx Underrun occured mohor 8144d 18h /ethmac/tags/asyst_2/rtl/verilog/
70 Small fixes. mohor 8148d 20h /ethmac/tags/asyst_2/rtl/verilog/
69 Define missmatch fixed. mohor 8149d 17h /ethmac/tags/asyst_2/rtl/verilog/
68 Registered trimmed. Unused registers removed. mohor 8150d 17h /ethmac/tags/asyst_2/rtl/verilog/
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8150d 18h /ethmac/tags/asyst_2/rtl/verilog/
65 Testbench fixed, code simplified, unused signals removed. mohor 8151d 00h /ethmac/tags/asyst_2/rtl/verilog/
64 Status was not written correctly when frames were discarted because of
address mismatch.		 mohor 8151d 14h /ethmac/tags/asyst_2/rtl/verilog/
63 RxAbort is connected differently. mohor 8151d 17h /ethmac/tags/asyst_2/rtl/verilog/
62 RxAbort is an output. No need to have is declared as wire. mohor 8151d 17h /ethmac/tags/asyst_2/rtl/verilog/
61 RxStartFrm cleared when abort or retry comes. mohor 8151d 19h /ethmac/tags/asyst_2/rtl/verilog/
60 Changes that were lost when updating from 1.5 to 1.8 fixed. mohor 8151d 19h /ethmac/tags/asyst_2/rtl/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.