OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [asyst_3/] - Rev 47

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
47 HASH0 and HASH1 registers added. Registers address width was
changed to 8 bits.		 mohor 8183d 10h /ethmac/tags/asyst_3/
46 HASH0 and HASH1 registers added. mohor 8183d 10h /ethmac/tags/asyst_3/
45 Ethernet Datasheet added. mohor 8183d 16h /ethmac/tags/asyst_3/
44 Ethernet Datasheet added to cvs. mohor 8183d 16h /ethmac/tags/asyst_3/
43 Tx status is written back to the BD. mohor 8184d 18h /ethmac/tags/asyst_3/
42 Rx status is written back to the BD. mohor 8187d 11h /ethmac/tags/asyst_3/
41 non-DMA host interface added. Select the right configutation in eth_defines. mohor 8189d 13h /ethmac/tags/asyst_3/
40 Both rx and tx part are finished. Tested with wb_clk_i between 10 and 200
MHz. Statuses, overrun, control frame transmission and reception still need
to be fixed.		 mohor 8190d 10h /ethmac/tags/asyst_3/
39 Tx part finished. TxStatus needs to be fixed. Pause request needs to be
added.		 mohor 8194d 14h /ethmac/tags/asyst_3/
38 Initial version. Equals to eth_wishbonedma.v at this moment. mohor 8203d 16h /ethmac/tags/asyst_3/
37 Link in the header changed. mohor 8203d 17h /ethmac/tags/asyst_3/
36 TX_BD_NUM register added instead of the RB_BD_ADDR. mohor 8249d 15h /ethmac/tags/asyst_3/
35 RX_BD_NUM changed to TX_BD_NUM. Few typos corrected. mohor 8252d 12h /ethmac/tags/asyst_3/
34 RX_BD_NUM changed to TX_BD_NUM (holds number of TX descriptors
instead of the number of RX descriptors).		 mohor 8252d 12h /ethmac/tags/asyst_3/
33 ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead. mohor 8252d 16h /ethmac/tags/asyst_3/
32 ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead. mohor 8252d 17h /ethmac/tags/asyst_3/
31 RX_BD_NUM register added instead of the RB_BD_ADDR. mohor 8252d 17h /ethmac/tags/asyst_3/
30 BD section updated. mohor 8254d 14h /ethmac/tags/asyst_3/
29 Generic memory model is used. Defines are changed for the same reason. mohor 8274d 13h /ethmac/tags/asyst_3/
28 New release. Name changed to lower case. mohor 8277d 04h /ethmac/tags/asyst_3/
27 File names changed to lower case. mohor 8277d 04h /ethmac/tags/asyst_3/
26 First release of product brief. mohor 8277d 04h /ethmac/tags/asyst_3/
25 First release of product brief. mohor 8277d 05h /ethmac/tags/asyst_3/
24 Log file added. mohor 8299d 16h /ethmac/tags/asyst_3/
23 Number of addresses (wb_adr_i) minimized. mohor 8299d 16h /ethmac/tags/asyst_3/
22 eth_timescale.v changed to timescale.v This is done because of the
simulation of the few cores in a one joined project.		 mohor 8299d 18h /ethmac/tags/asyst_3/
21 Status signals changed, Adress decoding changed, interrupt controller
added.		 mohor 8300d 15h /ethmac/tags/asyst_3/
20 Defines changed (All precede with ETH_). Small changes because some
tools generate warnings when two operands are together. Synchronization
between two clocks domains in eth_wishbonedma.v is changed (due to ASIC
demands).		 mohor 8324d 12h /ethmac/tags/asyst_3/
19 Defines changed (All precede with ETH_). Small changes because some
tools generate warnings when two operands are together. Synchronization
between two clocks domains in eth_wishbonedma.v is changed (due to ASIC
demands).		 mohor 8324d 12h /ethmac/tags/asyst_3/
18 Few little NCSIM warnings fixed. mohor 8337d 13h /ethmac/tags/asyst_3/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.