OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_10/] - Rev 96

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
96 Any address can be used for Tx and Rx BD pointers. Address does not need
to be aligned.		 mohor 8162d 05h /ethmac/tags/rel_10/
95 md_padoen_o changed to md_padoe_o. Signal was always active high, just
name was incorrect.		 mohor 8162d 08h /ethmac/tags/rel_10/
94 When clear and read/write are active at the same time, cnt and pointers are
set to 1.		 mohor 8162d 08h /ethmac/tags/rel_10/
93 When in promiscous mode some frames were not received correctly. Fixed. mohor 8167d 06h /ethmac/tags/rel_10/
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.		 mohor 8168d 08h /ethmac/tags/rel_10/
91 Comments in Slovene language removed. mohor 8168d 08h /ethmac/tags/rel_10/
90 casex changed with case, fifo reset changed. mohor 8168d 08h /ethmac/tags/rel_10/
89 TX_BD_NUM, MAC_ADDR0 and MAC_ADDR1 register description
changed.		 mohor 8172d 06h /ethmac/tags/rel_10/
88 rx_fifo was not always cleared ok. Fixed. mohor 8178d 05h /ethmac/tags/rel_10/
87 Status was not latched correctly sometimes. Fixed. mohor 8178d 07h /ethmac/tags/rel_10/
86 Big Endian problem when sending frames fixed. mohor 8179d 14h /ethmac/tags/rel_10/
85 Log info was missing. mohor 8185d 00h /ethmac/tags/rel_10/
84 LinkFail signal was not latching appropriate bit. mohor 8185d 00h /ethmac/tags/rel_10/
83 MAC address recognition was not correct (bytes swaped). mohor 8185d 00h /ethmac/tags/rel_10/
82 Byte ordering changed (Big Endian used). casex changed with case because
Xilinx Foundation had problems. Tested in HW. It WORKS.		 mohor 8185d 02h /ethmac/tags/rel_10/
81 Typos fixed, INT_SOURCE and INT_MASK registers changed. mohor 8185d 02h /ethmac/tags/rel_10/
80 Small fixes for external/internal DMA missmatches. mohor 8189d 04h /ethmac/tags/rel_10/
79 RetryCntLatched was unused and removed from design mohor 8189d 05h /ethmac/tags/rel_10/
78 WB_SEL_I was unused and removed from design mohor 8189d 05h /ethmac/tags/rel_10/
77 Interrupts changed mohor 8189d 05h /ethmac/tags/rel_10/
76 Interrupts changed in the top file mohor 8189d 05h /ethmac/tags/rel_10/
75 r_Bro is used for accepting/denying frames mohor 8189d 05h /ethmac/tags/rel_10/
74 Reset values are passed to registers through parameters mohor 8189d 05h /ethmac/tags/rel_10/
73 Number of interrupts changed mohor 8189d 05h /ethmac/tags/rel_10/
72 Retry is not activated when a Tx Underrun occured mohor 8193d 08h /ethmac/tags/rel_10/
71 Address recognition system added. Buffer Descriptors changed. DMA section
changed. Ports changed.		 mohor 8197d 10h /ethmac/tags/rel_10/
70 Small fixes. mohor 8197d 10h /ethmac/tags/rel_10/
69 Define missmatch fixed. mohor 8198d 08h /ethmac/tags/rel_10/
68 Registered trimmed. Unused registers removed. mohor 8199d 07h /ethmac/tags/rel_10/
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8199d 08h /ethmac/tags/rel_10/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.