OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_11/] - Rev 93

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
93 When in promiscous mode some frames were not received correctly. Fixed. mohor 8110d 20h /ethmac/tags/rel_11/
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.
mohor 8111d 22h /ethmac/tags/rel_11/
91 Comments in Slovene language removed. mohor 8111d 22h /ethmac/tags/rel_11/
90 casex changed with case, fifo reset changed. mohor 8111d 23h /ethmac/tags/rel_11/
89 TX_BD_NUM, MAC_ADDR0 and MAC_ADDR1 register description
changed.
mohor 8115d 20h /ethmac/tags/rel_11/
88 rx_fifo was not always cleared ok. Fixed. mohor 8121d 19h /ethmac/tags/rel_11/
87 Status was not latched correctly sometimes. Fixed. mohor 8121d 21h /ethmac/tags/rel_11/
86 Big Endian problem when sending frames fixed. mohor 8123d 04h /ethmac/tags/rel_11/
85 Log info was missing. mohor 8128d 14h /ethmac/tags/rel_11/
84 LinkFail signal was not latching appropriate bit. mohor 8128d 14h /ethmac/tags/rel_11/
83 MAC address recognition was not correct (bytes swaped). mohor 8128d 14h /ethmac/tags/rel_11/
82 Byte ordering changed (Big Endian used). casex changed with case because
Xilinx Foundation had problems. Tested in HW. It WORKS.
mohor 8128d 16h /ethmac/tags/rel_11/
81 Typos fixed, INT_SOURCE and INT_MASK registers changed. mohor 8128d 16h /ethmac/tags/rel_11/
80 Small fixes for external/internal DMA missmatches. mohor 8132d 18h /ethmac/tags/rel_11/
79 RetryCntLatched was unused and removed from design mohor 8132d 19h /ethmac/tags/rel_11/
78 WB_SEL_I was unused and removed from design mohor 8132d 19h /ethmac/tags/rel_11/
77 Interrupts changed mohor 8132d 19h /ethmac/tags/rel_11/
76 Interrupts changed in the top file mohor 8132d 19h /ethmac/tags/rel_11/
75 r_Bro is used for accepting/denying frames mohor 8132d 19h /ethmac/tags/rel_11/
74 Reset values are passed to registers through parameters mohor 8132d 19h /ethmac/tags/rel_11/
73 Number of interrupts changed mohor 8132d 19h /ethmac/tags/rel_11/
72 Retry is not activated when a Tx Underrun occured mohor 8136d 22h /ethmac/tags/rel_11/
71 Address recognition system added. Buffer Descriptors changed. DMA section
changed. Ports changed.
mohor 8141d 00h /ethmac/tags/rel_11/
70 Small fixes. mohor 8141d 01h /ethmac/tags/rel_11/
69 Define missmatch fixed. mohor 8141d 22h /ethmac/tags/rel_11/
68 Registered trimmed. Unused registers removed. mohor 8142d 21h /ethmac/tags/rel_11/
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8142d 22h /ethmac/tags/rel_11/
66 Testbench fixed, code simplified, unused signals removed. mohor 8143d 04h /ethmac/tags/rel_11/
65 Testbench fixed, code simplified, unused signals removed. mohor 8143d 04h /ethmac/tags/rel_11/
64 Status was not written correctly when frames were discarted because of
address mismatch.
mohor 8143d 18h /ethmac/tags/rel_11/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.