URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_12/] - Rev 126

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
126	InvalidSymbol generation changed.	mohor	8003d 00h	/ethmac/tags/rel_12/
125	RxAbort changed. Packets received with MRxErr (from PHY) are also aborted.	mohor	8003d 00h	/ethmac/tags/rel_12/
124	Define ETH_MIIMODER_RST corrected to 0x00000400.	mohor	8003d 01h	/ethmac/tags/rel_12/
122	ethernet spram added. So far a generic ram and xilinx RAMB4 are used.	mohor	8005d 02h	/ethmac/tags/rel_12/
121	gsr added for use when ETH_XILINX_RAMB4 define is set.	mohor	8005d 02h	/ethmac/tags/rel_12/
120	Unused files removed.	mohor	8005d 03h	/ethmac/tags/rel_12/
119	Ram , used for BDs changed from generic_spram to eth_spram_256x32.	mohor	8005d 03h	/ethmac/tags/rel_12/
118	ShiftEnded synchronization changed.	mohor	8008d 18h	/ethmac/tags/rel_12/
117	Clock mrx_clk set to 2.5 MHz.	mohor	8009d 05h	/ethmac/tags/rel_12/
116	Testing environment also includes traffic cop, memory interface and host interface.	mohor	8009d 05h	/ethmac/tags/rel_12/
115	RxBDAddress takes `ETH_TX_BD_NUM_DEF value after reset.	mohor	8010d 02h	/ethmac/tags/rel_12/
114	EXTERNAL_DMA removed. External DMA not supported.	mohor	8011d 00h	/ethmac/tags/rel_12/
113	RxPointer bug fixed.	mohor	8017d 16h	/ethmac/tags/rel_12/
112	Previous bug wasn't succesfully removed. Now fixed.	mohor	8018d 05h	/ethmac/tags/rel_12/
111	Master state machine had a bug when switching from master write to master read.	mohor	8018d 19h	/ethmac/tags/rel_12/
110	m_wb_cyc_o signal released after every single transfer.	mohor	8018d 22h	/ethmac/tags/rel_12/
109	Comment removed.	mohor	8018d 22h	/ethmac/tags/rel_12/
108	Testbench supports unaligned accesses.	mohor	8086d 08h	/ethmac/tags/rel_12/
107	TX_BUF_BASE changed.	mohor	8086d 08h	/ethmac/tags/rel_12/
106	Outputs registered. Reset changed for eth_wishbone module.	mohor	8086d 08h	/ethmac/tags/rel_12/
105	Compiler directives added. Tx and Rx fifo size incremented. A "late collision" bug fixed.	mohor	8095d 10h	/ethmac/tags/rel_12/
104	FCS should not be included in NibbleMinFl.	mohor	8097d 04h	/ethmac/tags/rel_12/
103	Wishbone signals are registered when ETH_REGISTERED_OUTPUTS is selected in eth_defines.v	mohor	8097d 04h	/ethmac/tags/rel_12/
102	Interrupts are visible in the ETH_INT_SOURCE regardless if they are enabled or not.	mohor	8097d 05h	/ethmac/tags/rel_12/
101	Short frame and ReceivedLengthOK were not detected correctly.	mohor	8097d 05h	/ethmac/tags/rel_12/
100	Generic ram or Xilinx ram can be used in fifo (selectable by setting ETH_FIFO_XILINX in eth_defines.v).	mohor	8097d 05h	/ethmac/tags/rel_12/
99	Document revised.	mohor	8104d 03h	/ethmac/tags/rel_12/
98	Document revised.	mohor	8104d 04h	/ethmac/tags/rel_12/
97	Small typo fixed.	lampret	8121d 02h	/ethmac/tags/rel_12/
96	Any address can be used for Tx and Rx BD pointers. Address does not need to be aligned.	mohor	8125d 02h	/ethmac/tags/rel_12/

Browse

Tools

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_12/] - Rev 126

Filtering Options