URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_15/] [rtl/] - Rev 50

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
50	checks destination address for Unicast, Multicast and Broadcast ops	billditt	8164d 08h	/ethmac/tags/rel_15/rtl/
48	RxOverRun added to statuses.	mohor	8166d 10h	/ethmac/tags/rel_15/rtl/
47	HASH0 and HASH1 registers added. Registers address width was changed to 8 bits.	mohor	8166d 10h	/ethmac/tags/rel_15/rtl/
46	HASH0 and HASH1 registers added.	mohor	8166d 10h	/ethmac/tags/rel_15/rtl/
43	Tx status is written back to the BD.	mohor	8167d 18h	/ethmac/tags/rel_15/rtl/
42	Rx status is written back to the BD.	mohor	8170d 11h	/ethmac/tags/rel_15/rtl/
41	non-DMA host interface added. Select the right configutation in eth_defines.	mohor	8172d 13h	/ethmac/tags/rel_15/rtl/
40	Both rx and tx part are finished. Tested with wb_clk_i between 10 and 200 MHz. Statuses, overrun, control frame transmission and reception still need to be fixed.	mohor	8173d 11h	/ethmac/tags/rel_15/rtl/
39	Tx part finished. TxStatus needs to be fixed. Pause request needs to be added.	mohor	8177d 15h	/ethmac/tags/rel_15/rtl/
38	Initial version. Equals to eth_wishbonedma.v at this moment.	mohor	8186d 17h	/ethmac/tags/rel_15/rtl/
37	Link in the header changed.	mohor	8186d 17h	/ethmac/tags/rel_15/rtl/
34	RX_BD_NUM changed to TX_BD_NUM (holds number of TX descriptors instead of the number of RX descriptors).	mohor	8235d 12h	/ethmac/tags/rel_15/rtl/
33	ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead.	mohor	8235d 17h	/ethmac/tags/rel_15/rtl/
32	ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead.	mohor	8235d 17h	/ethmac/tags/rel_15/rtl/
29	Generic memory model is used. Defines are changed for the same reason.	mohor	8257d 13h	/ethmac/tags/rel_15/rtl/
24	Log file added.	mohor	8282d 16h	/ethmac/tags/rel_15/rtl/
23	Number of addresses (wb_adr_i) minimized.	mohor	8282d 16h	/ethmac/tags/rel_15/rtl/
22	eth_timescale.v changed to timescale.v This is done because of the simulation of the few cores in a one joined project.	mohor	8282d 19h	/ethmac/tags/rel_15/rtl/
21	Status signals changed, Adress decoding changed, interrupt controller added.	mohor	8283d 15h	/ethmac/tags/rel_15/rtl/
20	Defines changed (All precede with ETH_). Small changes because some tools generate warnings when two operands are together. Synchronization between two clocks domains in eth_wishbonedma.v is changed (due to ASIC demands).	mohor	8307d 12h	/ethmac/tags/rel_15/rtl/
18	Few little NCSIM warnings fixed.	mohor	8320d 13h	/ethmac/tags/rel_15/rtl/
17	Signal names changed on the top level for easier pad insertion (ASIC).	mohor	8347d 13h	/ethmac/tags/rel_15/rtl/
16	"else" was missing within the always block in file eth_wishbonedma.v.	mohor	8354d 19h	/ethmac/tags/rel_15/rtl/
15	A define FPGA added to select between Artisan RAM (for ASIC) and Block Ram (For Virtex). Include files fixed to contain no path. File names and module names changed ta have a eth_ prologue in the name. File eth_timescale.v is used to define timescale All pin names on the top module are changed to contain _I, _O or _OE at the end. Bidirectional signal MDIO is changed to three signals (Mdc_O, Mdi_I, Mdo_O and Mdo_OE. The bidirectional signal must be created on the top level. This is done due to the ASIC tools.	mohor	8356d 13h	/ethmac/tags/rel_15/rtl/
14	Unconnected signals are now connected.	mohor	8360d 18h	/ethmac/tags/rel_15/rtl/
10	Directory structure changed. Files checked and joind together.	mohor	8363d 06h	/ethmac/tags/rel_15/rtl/

Browse

Tools

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_15/] [rtl/] - Rev 50

Filtering Options