OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_16/] [rtl/] [verilog/] - Rev 100

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
100 Generic ram or Xilinx ram can be used in fifo (selectable by setting
ETH_FIFO_XILINX in eth_defines.v).		 mohor 8102d 08h /ethmac/tags/rel_16/rtl/verilog/
97 Small typo fixed. lampret 8126d 06h /ethmac/tags/rel_16/rtl/verilog/
96 Any address can be used for Tx and Rx BD pointers. Address does not need
to be aligned.		 mohor 8130d 06h /ethmac/tags/rel_16/rtl/verilog/
95 md_padoen_o changed to md_padoe_o. Signal was always active high, just
name was incorrect.		 mohor 8130d 08h /ethmac/tags/rel_16/rtl/verilog/
94 When clear and read/write are active at the same time, cnt and pointers are
set to 1.		 mohor 8130d 08h /ethmac/tags/rel_16/rtl/verilog/
93 When in promiscous mode some frames were not received correctly. Fixed. mohor 8135d 07h /ethmac/tags/rel_16/rtl/verilog/
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.		 mohor 8136d 09h /ethmac/tags/rel_16/rtl/verilog/
91 Comments in Slovene language removed. mohor 8136d 09h /ethmac/tags/rel_16/rtl/verilog/
90 casex changed with case, fifo reset changed. mohor 8136d 09h /ethmac/tags/rel_16/rtl/verilog/
88 rx_fifo was not always cleared ok. Fixed. mohor 8146d 06h /ethmac/tags/rel_16/rtl/verilog/
87 Status was not latched correctly sometimes. Fixed. mohor 8146d 08h /ethmac/tags/rel_16/rtl/verilog/
86 Big Endian problem when sending frames fixed. mohor 8147d 15h /ethmac/tags/rel_16/rtl/verilog/
85 Log info was missing. mohor 8153d 01h /ethmac/tags/rel_16/rtl/verilog/
84 LinkFail signal was not latching appropriate bit. mohor 8153d 01h /ethmac/tags/rel_16/rtl/verilog/
83 MAC address recognition was not correct (bytes swaped). mohor 8153d 01h /ethmac/tags/rel_16/rtl/verilog/
82 Byte ordering changed (Big Endian used). casex changed with case because
Xilinx Foundation had problems. Tested in HW. It WORKS.		 mohor 8153d 03h /ethmac/tags/rel_16/rtl/verilog/
80 Small fixes for external/internal DMA missmatches. mohor 8157d 05h /ethmac/tags/rel_16/rtl/verilog/
79 RetryCntLatched was unused and removed from design mohor 8157d 06h /ethmac/tags/rel_16/rtl/verilog/
78 WB_SEL_I was unused and removed from design mohor 8157d 06h /ethmac/tags/rel_16/rtl/verilog/
77 Interrupts changed mohor 8157d 06h /ethmac/tags/rel_16/rtl/verilog/
76 Interrupts changed in the top file mohor 8157d 06h /ethmac/tags/rel_16/rtl/verilog/
75 r_Bro is used for accepting/denying frames mohor 8157d 06h /ethmac/tags/rel_16/rtl/verilog/
74 Reset values are passed to registers through parameters mohor 8157d 06h /ethmac/tags/rel_16/rtl/verilog/
73 Number of interrupts changed mohor 8157d 06h /ethmac/tags/rel_16/rtl/verilog/
72 Retry is not activated when a Tx Underrun occured mohor 8161d 09h /ethmac/tags/rel_16/rtl/verilog/
70 Small fixes. mohor 8165d 11h /ethmac/tags/rel_16/rtl/verilog/
69 Define missmatch fixed. mohor 8166d 09h /ethmac/tags/rel_16/rtl/verilog/
68 Registered trimmed. Unused registers removed. mohor 8167d 08h /ethmac/tags/rel_16/rtl/verilog/
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8167d 09h /ethmac/tags/rel_16/rtl/verilog/
65 Testbench fixed, code simplified, unused signals removed. mohor 8167d 15h /ethmac/tags/rel_16/rtl/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.