OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_17/] [rtl/] [verilog/] - Rev 83

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
83 MAC address recognition was not correct (bytes swaped). mohor 8123d 13h /ethmac/tags/rel_17/rtl/verilog/
82 Byte ordering changed (Big Endian used). casex changed with case because
Xilinx Foundation had problems. Tested in HW. It WORKS.		 mohor 8123d 14h /ethmac/tags/rel_17/rtl/verilog/
80 Small fixes for external/internal DMA missmatches. mohor 8127d 17h /ethmac/tags/rel_17/rtl/verilog/
79 RetryCntLatched was unused and removed from design mohor 8127d 17h /ethmac/tags/rel_17/rtl/verilog/
78 WB_SEL_I was unused and removed from design mohor 8127d 17h /ethmac/tags/rel_17/rtl/verilog/
77 Interrupts changed mohor 8127d 17h /ethmac/tags/rel_17/rtl/verilog/
76 Interrupts changed in the top file mohor 8127d 17h /ethmac/tags/rel_17/rtl/verilog/
75 r_Bro is used for accepting/denying frames mohor 8127d 17h /ethmac/tags/rel_17/rtl/verilog/
74 Reset values are passed to registers through parameters mohor 8127d 17h /ethmac/tags/rel_17/rtl/verilog/
73 Number of interrupts changed mohor 8127d 17h /ethmac/tags/rel_17/rtl/verilog/
72 Retry is not activated when a Tx Underrun occured mohor 8131d 21h /ethmac/tags/rel_17/rtl/verilog/
70 Small fixes. mohor 8135d 23h /ethmac/tags/rel_17/rtl/verilog/
69 Define missmatch fixed. mohor 8136d 20h /ethmac/tags/rel_17/rtl/verilog/
68 Registered trimmed. Unused registers removed. mohor 8137d 20h /ethmac/tags/rel_17/rtl/verilog/
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8137d 20h /ethmac/tags/rel_17/rtl/verilog/
65 Testbench fixed, code simplified, unused signals removed. mohor 8138d 02h /ethmac/tags/rel_17/rtl/verilog/
64 Status was not written correctly when frames were discarted because of
address mismatch.		 mohor 8138d 16h /ethmac/tags/rel_17/rtl/verilog/
63 RxAbort is connected differently. mohor 8138d 20h /ethmac/tags/rel_17/rtl/verilog/
62 RxAbort is an output. No need to have is declared as wire. mohor 8138d 20h /ethmac/tags/rel_17/rtl/verilog/
61 RxStartFrm cleared when abort or retry comes. mohor 8138d 21h /ethmac/tags/rel_17/rtl/verilog/
60 Changes that were lost when updating from 1.5 to 1.8 fixed. mohor 8138d 22h /ethmac/tags/rel_17/rtl/verilog/
59 Changes that were lost when updating from 1.11 to 1.14 fixed. mohor 8138d 22h /ethmac/tags/rel_17/rtl/verilog/
58 File format changed. mohor 8138d 22h /ethmac/tags/rel_17/rtl/verilog/
57 Format of the file changed a bit. mohor 8138d 22h /ethmac/tags/rel_17/rtl/verilog/
56 File format fixed a bit. mohor 8138d 22h /ethmac/tags/rel_17/rtl/verilog/
55 Changed that were lost with last update put back to the file. mohor 8138d 23h /ethmac/tags/rel_17/rtl/verilog/
54 Addition of new module eth_addrcheck.v billditt 8139d 13h /ethmac/tags/rel_17/rtl/verilog/
53 Addition of new module eth_addrcheck.v billditt 8139d 13h /ethmac/tags/rel_17/rtl/verilog/
52 Modified for Address Checking,
addition of eth_addrcheck.v		 billditt 8139d 13h /ethmac/tags/rel_17/rtl/verilog/
50 checks destination address for Unicast, Multicast and Broadcast ops billditt 8139d 14h /ethmac/tags/rel_17/rtl/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.