OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_18/] [rtl/] - Rev 96

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
96 Any address can be used for Tx and Rx BD pointers. Address does not need
to be aligned.		 mohor 8146d 22h /ethmac/tags/rel_18/rtl/
95 md_padoen_o changed to md_padoe_o. Signal was always active high, just
name was incorrect.		 mohor 8147d 01h /ethmac/tags/rel_18/rtl/
94 When clear and read/write are active at the same time, cnt and pointers are
set to 1.		 mohor 8147d 01h /ethmac/tags/rel_18/rtl/
93 When in promiscous mode some frames were not received correctly. Fixed. mohor 8151d 23h /ethmac/tags/rel_18/rtl/
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.		 mohor 8153d 02h /ethmac/tags/rel_18/rtl/
91 Comments in Slovene language removed. mohor 8153d 02h /ethmac/tags/rel_18/rtl/
90 casex changed with case, fifo reset changed. mohor 8153d 02h /ethmac/tags/rel_18/rtl/
88 rx_fifo was not always cleared ok. Fixed. mohor 8162d 22h /ethmac/tags/rel_18/rtl/
87 Status was not latched correctly sometimes. Fixed. mohor 8163d 01h /ethmac/tags/rel_18/rtl/
86 Big Endian problem when sending frames fixed. mohor 8164d 08h /ethmac/tags/rel_18/rtl/
85 Log info was missing. mohor 8169d 17h /ethmac/tags/rel_18/rtl/
84 LinkFail signal was not latching appropriate bit. mohor 8169d 17h /ethmac/tags/rel_18/rtl/
83 MAC address recognition was not correct (bytes swaped). mohor 8169d 17h /ethmac/tags/rel_18/rtl/
82 Byte ordering changed (Big Endian used). casex changed with case because
Xilinx Foundation had problems. Tested in HW. It WORKS.		 mohor 8169d 19h /ethmac/tags/rel_18/rtl/
80 Small fixes for external/internal DMA missmatches. mohor 8173d 21h /ethmac/tags/rel_18/rtl/
79 RetryCntLatched was unused and removed from design mohor 8173d 22h /ethmac/tags/rel_18/rtl/
78 WB_SEL_I was unused and removed from design mohor 8173d 22h /ethmac/tags/rel_18/rtl/
77 Interrupts changed mohor 8173d 22h /ethmac/tags/rel_18/rtl/
76 Interrupts changed in the top file mohor 8173d 22h /ethmac/tags/rel_18/rtl/
75 r_Bro is used for accepting/denying frames mohor 8173d 22h /ethmac/tags/rel_18/rtl/
74 Reset values are passed to registers through parameters mohor 8173d 22h /ethmac/tags/rel_18/rtl/
73 Number of interrupts changed mohor 8173d 22h /ethmac/tags/rel_18/rtl/
72 Retry is not activated when a Tx Underrun occured mohor 8178d 02h /ethmac/tags/rel_18/rtl/
70 Small fixes. mohor 8182d 04h /ethmac/tags/rel_18/rtl/
69 Define missmatch fixed. mohor 8183d 01h /ethmac/tags/rel_18/rtl/
68 Registered trimmed. Unused registers removed. mohor 8184d 00h /ethmac/tags/rel_18/rtl/
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8184d 01h /ethmac/tags/rel_18/rtl/
65 Testbench fixed, code simplified, unused signals removed. mohor 8184d 07h /ethmac/tags/rel_18/rtl/
64 Status was not written correctly when frames were discarted because of
address mismatch.		 mohor 8184d 21h /ethmac/tags/rel_18/rtl/
63 RxAbort is connected differently. mohor 8185d 01h /ethmac/tags/rel_18/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.