OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_21/] - Rev 102

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
102 Interrupts are visible in the ETH_INT_SOURCE regardless if they are enabled
or not.		 mohor 8143d 18h /ethmac/tags/rel_21/
101 Short frame and ReceivedLengthOK were not detected correctly. mohor 8143d 19h /ethmac/tags/rel_21/
100 Generic ram or Xilinx ram can be used in fifo (selectable by setting
ETH_FIFO_XILINX in eth_defines.v).		 mohor 8143d 19h /ethmac/tags/rel_21/
99 Document revised. mohor 8150d 17h /ethmac/tags/rel_21/
98 Document revised. mohor 8150d 18h /ethmac/tags/rel_21/
97 Small typo fixed. lampret 8167d 16h /ethmac/tags/rel_21/
96 Any address can be used for Tx and Rx BD pointers. Address does not need
to be aligned.		 mohor 8171d 16h /ethmac/tags/rel_21/
95 md_padoen_o changed to md_padoe_o. Signal was always active high, just
name was incorrect.		 mohor 8171d 19h /ethmac/tags/rel_21/
94 When clear and read/write are active at the same time, cnt and pointers are
set to 1.		 mohor 8171d 19h /ethmac/tags/rel_21/
93 When in promiscous mode some frames were not received correctly. Fixed. mohor 8176d 17h /ethmac/tags/rel_21/
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.		 mohor 8177d 20h /ethmac/tags/rel_21/
91 Comments in Slovene language removed. mohor 8177d 20h /ethmac/tags/rel_21/
90 casex changed with case, fifo reset changed. mohor 8177d 20h /ethmac/tags/rel_21/
89 TX_BD_NUM, MAC_ADDR0 and MAC_ADDR1 register description
changed.		 mohor 8181d 17h /ethmac/tags/rel_21/
88 rx_fifo was not always cleared ok. Fixed. mohor 8187d 16h /ethmac/tags/rel_21/
87 Status was not latched correctly sometimes. Fixed. mohor 8187d 19h /ethmac/tags/rel_21/
86 Big Endian problem when sending frames fixed. mohor 8189d 02h /ethmac/tags/rel_21/
85 Log info was missing. mohor 8194d 11h /ethmac/tags/rel_21/
84 LinkFail signal was not latching appropriate bit. mohor 8194d 11h /ethmac/tags/rel_21/
83 MAC address recognition was not correct (bytes swaped). mohor 8194d 11h /ethmac/tags/rel_21/
82 Byte ordering changed (Big Endian used). casex changed with case because
Xilinx Foundation had problems. Tested in HW. It WORKS.		 mohor 8194d 13h /ethmac/tags/rel_21/
81 Typos fixed, INT_SOURCE and INT_MASK registers changed. mohor 8194d 13h /ethmac/tags/rel_21/
80 Small fixes for external/internal DMA missmatches. mohor 8198d 15h /ethmac/tags/rel_21/
79 RetryCntLatched was unused and removed from design mohor 8198d 16h /ethmac/tags/rel_21/
78 WB_SEL_I was unused and removed from design mohor 8198d 16h /ethmac/tags/rel_21/
77 Interrupts changed mohor 8198d 16h /ethmac/tags/rel_21/
76 Interrupts changed in the top file mohor 8198d 16h /ethmac/tags/rel_21/
75 r_Bro is used for accepting/denying frames mohor 8198d 16h /ethmac/tags/rel_21/
74 Reset values are passed to registers through parameters mohor 8198d 16h /ethmac/tags/rel_21/
73 Number of interrupts changed mohor 8198d 16h /ethmac/tags/rel_21/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.